# Streamlining VLSI Physical Design Engineering with SART: An Automated Tool for Data Extraction and Report Generation

#### Mamidi Vidhyasagar

E-mail: vidhyasagar.1246[at]gmail.com

Abstract: SART, an automation tool tailored for VLSI Physical Design Engineers, streamlines, and accelerates the data extraction and report generation process. It specifically targets the Specified flow, considering its directory structure. Instead of manual data extraction from reports and manual report creation, SART simplifies these tasks by automatically running the flow, generating reports, and collecting essential information for reports or Excel sheets. This tool is versatile, capable of handling various functions such as running the flow, generating reports, data extraction, and report creation in different formats based on user preferences. Additionally, it offers email notifications to relevant users. SART is implemented using multiple programming languages, including Python, Tcl, and Perl, which are commonly used in the VLSI physical design field. It also supports partitioned statistics and reports, facilitating multi-user operations and status tracking.

Keywords: SART, VLSI - Physical Design, APR-flow, Sign-off-flows, Python, Perl, Tcl

# 1. Introduction

The major critical task for the physical design engineer occurs after the APR run is completed. The task involves analyzing the logs and reports for errors and valid some checks in Reports, as well as creating Excel sheets for review during meetings.

When the client's RTL changes, physical design engineers have to manually initiate runs, extract reports, and create Excel sheets.

Copying and pasting the same report at every stage is a time-consuming and critical task. For each block partition, the owner may spend approximately 2-3 hours collecting all APR (Reports & Logs) and SIGNOFF (Extraction, VCLP, FEV, LV, STA, CALIBER) reports.

When a Team Lead is responsible for 'N' blocks' information collection and manual Excel sheet creation, it significantly increases the time required. While scripters can write scripts to collect data, the challenge arises when project scenarios change, necessitating manual adjustments each time. This is where SART comes into play; it's designed for such scenarios.

SART offers numerous possibilities, allowing physical design engineers to automate apr and sign-off's flows, extract information from reports, and easily generate reports. The tool efficiently handles large amounts of data in seconds. SART is built with fully automatic programming to save management time, enabling quick reviews of 'N' block information in less than 10 seconds.

#### 1) APR & SIGNOFF flows dashboard's

The VLSI (Very Large-Scale Integration) Physical Design APR (Automatic Place and Route) flow is a series of steps and processes used to automate the



Figure 1: SART-(Script Automation Report Tool)

placement and routing of digital integrated circuits on a semiconductor substrate. This flow is critical for optimizing the physical layout of an IC design, ensuring it meets performance, power, and area constraints. Here's an overview of the VLSI Physical Design APR flow.

**Design Netlist**: The process begins with a design netlist, which is a representation of the digital circuit in terms of gates and their interconnections. This netlist is generated after logic synthesis.

**Floor planning:** In this step, the overall chip area is divided into functional blocks. Floor planning tools determine the approximate placement and dimensions of these blocks. Floor planning aims to optimize factors like wirelength, signal delay, and power consumption.

**Placement:** After floor planning, detailed placement tools are used to precisely place individual gates and flip-flops within each functional block. The goal is to minimize wirelength, ensure efficient use of space, and meet timing constraints.

**Clock Tree Synthesis (CTS):** A clock distribution network, known as the clock tree, is synthesized to ensure synchronous operation of the design. The CTS process optimizes clock buffer insertion and balances clock skew across the chip.

**Global Routing:** Global routing determines the high-level routing paths for critical signals. It identifies the general route that each net will take across the chip, including metal layer assignments.

**Detail Routing:** Detail routing, also known as global optimization or detailed routing, involves refining the routing of individual nets. It determines the precise routing tracks, vias, and layers for each net, considering congestion and design rules.

The apr run-flow window consists of a pnr-flow label category that includes all the apr stage flows. by clicking on each individual button, you can run the flow according to your requirements. it will work using the nbjob commands mode. alternatively, the user can run it in steps mode as follows:

**run-syn flow:** this switch helps run from starting ID to IP. (apr-stage-1 to apr-stage-6)

**run-pnr-flow:** this switch helps run from FP to RO. (apr-stage-7 to apr-stage-16)

**run-finish-flow:** this switch helps run from EF to finish. (apr-stage-17 to apr-stage-19)

There is one more option, **run-full-flow**, which runs the entire flow.

It functions as a flow tracer for the SART to execute the flow and provides the status of the running in the APR console window.



Figure 2: APR Flow- run Dashboard

**EXTRACTION:** Extraction is the process of extracting parasitic information from the layout of the design. Parasitic elements such as resistors, capacitors, and interconnect parasitic can affect the performance of the chip. Extraction tools generate models for these parasitic, which are then used for accurate timing analysis.

**FEV** (Formal Equivalence Verification): This is the initial stage of the physical design process where engineers verify that the RTL (Register-Transfer Level) design meets the functional requirements and specifications. It involves simulating and validating the logical functionality of the design before proceeding to physical design.

**VCLP** (Voltage, Clock, and Power Planning): This stage involves planning and optimizing the distribution of power, clock signals, and voltages throughout the chip to ensure proper operation and minimize power consumption.

**Physical Verification:** Physical verification encompasses various checks to ensure that the layout adheres to design rules, such as minimum feature size, spacing, and layer-specific rules. This stage helps identify and correct any layout errors that could lead to manufacturing defects.

**Caliber:** Caliber is a specific tool or suite of tools used for performing advanced physical verification and design rule checking. It helps ensure that the physical design is manufacturable and free from violations.

	SIGNOFF-FLOW-RUNS	
Dow Dun	Signoff-Console	
EXTRACTION		1
VCLP		
FEV-RTL2SYN		
FEV-RTL2APR		
LV		
HC STA		
RV		
РТРХ		
CALIBER		
XOR		
SD_CHECKLIST		
		1

Figure 3: Signoff Flow- run Dashboard.

# 2) APR - Report Dashboard

APR-STAGE-1	I	APR-STAGE-1-log	1	NOT-RUN		Summary-Report
APR-STAGE-2	Т	APR-STAGE-2-log	1	NOT-RUN		Summary-Report
APR-STAGE-3	Т	APR-STAGE-3-log	1	NOT-RUN		Summary-Report
APR-STAGE-4	Т	APR-STAGE-4-log	1	NOT-RUN		Summary-Report
APR-STAGE-5	Т	APR-STAGE-5-log	1	NOT-RUN		Summary-Report
APR-STAGE-6	Т	APR-STAGE-6-log	1	NOT-RUN		Summary-Report
APR-STAGE-7	Т	APR-STAGE-7-log	1	NOT-RUN		Summary-Report
APR-STAGE-8	Т	APR-STAGE-8-log	1	NOT-RUN		Summary-Report
APR-STAGE-9	Т	APR-STAGE-9-log	1	NOT-RUN		Summary-Report
APR-STAGE-10	Т	APR-STAGE-10-log	1	NOT-RUN		Summary-Report
APR-STAGE-11	Т	APR-STAGE-11-log	1	NOT-RUN		Summary-Report
APR-STAGE-12	T	APR-STAGE-12-log	1	NOT-RUN		Summary-Report
APR-STAGE-13	Т	APR-STAGE-13-log	1	NOT-RUN		Summary-Report
APR-STAGE-14	Т	APR-STAGE-14-log	1	NOT-RUN		Summary-Report
APR-STAGE-15	Т	APR-STAGE-15-log	1	NOT-RUN		Summary-Report
APR-STAGE-16	Т	APR-STAGE-16-log	1	NOT-RUN		Summary-Report
APR-STAGE-17	I	APR-STAGE-17-log		NOT-RUN		Summary-Report
APR-STAGE-18	I	APR-STAGE-18-log		NOT-RUN		Summary-Report
APR-STAGE-19	T	APR-STAGE-19-log	1	NOT-RUN		Summary-Report

Figure 4: Block Partition APR - Report Dashboard.

Figure 4 above shows four columns of data:

- 1) The first column represents the labels of stages.
- 2) The second column represents the log information of the design. If a particular stage has errors in the log file, it is indicated with the color red. If there are no errors in the file, it is represented in green. If the file does not exist in that path, there will be no indication.

Licensed Under Creative Commons Attribution CC BY

- 3) The third column represents error information. Whatever errors are present in the log file will be displayed here, and users can easily identify them by the color indication and naming convention in that column. Users can also access the information by clicking the button.
- 4) The fourth column represents a summary of information for every stage. It gathers all the files from the required stage reports and compiles them into one sheet for quick reference by the user or management."

#### 3) **Multipartition Dashboard**



Figure 5: Multipartition - Report Dashboard

"Multipartition dashboard is designed especially for management purposes. A team lead or manager can easily review 'N' Blocks of information with a single click. It will generate reports in Excel, text, and GUI formats. By using this dashboard, a SART user can easily obtain information about all the blocks with color coding, making it simple to verify the validity of paths. Everything presented here below contains all the report information and what it collects from the dashboard of every switch."

Few switches were explained regarding their functionalities in the reports, including the information they collect.

Design\_qor: This check collects important information from various stages of design quality of results (QoR) for all blocks and compiles it into an Excel sheet for quick verification.

Block-Names				BLOCK1	BLOCK2	BLOCK3	BLOCK4	BLOCK5	BLOCK6	BLOCK7	BLOCK8	BLOCK9	BLOCK10
Block-Status													
Ward				/path/to/wa	/path/to/w								
Tech				1234.5	1234.5	1234.5	1234.5	1234.5	1234.5	1234.5	1234.5	1234.5	1234.5
STAGES	Ŧ	SUMMARY	Ŧ										
STAGE-7		Macro cell count		256	0	3	14	0	0	3	14	0	0
STAGE-7		Total cell count		113379	162904	8568	5999	138969	3605	8568	5999	138969	3605
STAGE-7		Total std cell count		113123	162904	8565	5985	138969	3605	8565	5985	138969	3605
STAGE-7		Combinational cell count		75120	111294	7118	4079	111127	3258	7118	4079	111127	3258
STAGE-7		Buffiny count		33834	9453	3037	1270	8743	366	3037	1270	8743	366
STAGE-7		Inv count		554	7617	1297	1270	7034	282	1297	1270	7034	282
STAGE-7		Buf count		33280	1836	1740	0	1709	84	1740	0	1709	84
STAGE-7		Clock cell Buff		512	0	0		0	0	0		0	0
STAGE-7		Clock cell inv		0									
STAGE-7		Flip-flop cell count		33635	50105	1053	1538	26201	243	1053	1538	26201	243
STAGE-7		Latch cell count		4096	444	143	0	129	62	143	0	129	62
STAGE-7		Scan cell count		0	45863	834	1537	25265	210	834	1537	25265	210
STAGE-7		Multi bit flop count		0	0	317	892	24573	114	317	892	24573	114
STAGE-11		Macro cell count		254		1	14			NA	14	0	
STAGE-11		Total cell count		607656	220327	11554	56334	247977	8304	NA	70590	565437	7896
STACE 11		Total etd call count		607400	220227	11551	66320	247077	8204	NA	70575	565427	7906
STAGE-11		Combinational cell count		568885	167900	10214	55046	210015	8077	NA	60363	537287	7581
STAGE-11		Buttiny count		500385	58024	5478	61328	105034	4710	NA	65480	421081	4322
STAGE-11		Inv count		321616	24915	2862	31705	81181	1123	NA	40071	230301	856
STAGE-11		Butcount		178760	33100	2616	10533	23853	3587	NA	25410	181600	2.466
STAGE-11		Clock cell Buff		512	00108	0	10000	20000	0001	NA	20410	0	0400
STAGE-11		Clock cell inv		0						NA			
STAGE-11		Elip.flop_cell.count		33635	49655	0.43	1100	26135	214	NA	1230	26221	212
STAGE-11		Latch cell count		4096	1102	143	0	124	61	NA	12.00	125	61
STAGE-11		Scan cell count		40.00	43001	724	1180	25100	181	NA	1220	25285	170

Figure 6: Multipatition Design-Qor Report

Congestion: This feature offers comprehensive congestion details for all blocks, indicating which blocks have higher congestion levels and which are congestion-less

BLOCKS	STAGES	- STATUS	-
BLOCK1	Placement in	tial stgage	0.0015
BLOCK1	Placement fi	nal stgage	0.003
BLOCK2	Placement in	tial stgage	0.0081
BLOCK2	Placement fi	nal stgage	0.0032
BLOCK3	Placement in	itial stgage	0.2556
BLOCK3	Placement fi	nal stgage	0.2072
BLOCK4	Placement in	tial stgage	0.0135
BLOCK4	Placement fi	nal stgage	0.0136
BLOCK5	Placement in	tial stgage	0.0231
BLOCK5	Placement fi	nal stgage	0.0228
BLOCK6	Placement in	tial stgage	0.0009
BLOCK6	Placement fi	nal stgage	0.0008
BLOCK7	Placement in	tial stgage	0.0069
BLOCK7	Placement fi	nal stgage	0.0098
BLOCK8	Placement in	tial stgage	0.0032
BLOCK8	Placement fi	nal stgage	0.0032
BLOCK9	Placement in	tial stgage	0.0127
BLOCK9	Placement fi	nal stgage	0.0087
BLOCK10	Placement in	tial stgage	0.0008
BLOCK10	Placement fi	nal stgage	0.0003

Figure 7: Multipatition Congestion Report.

## Flow-Run-Status:

Flow run status gives you overall summary of all the blocks what flows were run or not.



Figure 8: Multipatition Flow-Run-Status Report



Figure 9: Multipatition Caliber Report

#### **Extraction:**



There are some additional checks (FEV, VCLP, LV, RV, TIMING) that include confidential rule names and clock names. These details are highly confidential, and SART will collect all the necessary data for multiple partitions as per the user's requirements.

#### Peo - Block - Info Dashboard **4**)

In this dashboard, engineers, Team Leads, and Managers can Review/access other data without needing to request reports' statuses from them. This information can be directly accessed from here by providing the WARD path, Block name, and Tech node.

Volume 12 Issue 10, October 2023 www.ijsr.net Licensed Under Creative Commons Attribution CC BY

(nD)	Get Wand
ock	
ich i	SART-1
	JAIT-1
is-info	
APR-STAGE-1-log APR-STAGE-2-log APR-STAGE-3-log APR-STAGE-4-log APR-STAGE-5-log	
APR-STAGE-6-log APR-STAGE-7-log APR-STAGE-8-log APR-STAGE-9-log APR-STAGE-10-log	
APR-STAGE-11-log APR-STAGE-12-log APR-STAGE-13-log APR-STAGE-14-log APR-STAGE-15-log	
APR-STAGE-16-log APR-STAGE-17-log APR-STAGE-18-log APR-STAGE-19-log	
xlie	List Files
ab:	List Files
Open File	List Files
der for	List Files
ohn Te Cymr Te marry Tegynt w tad alas STAGES Sancary Report MAGE	List Files
Nh. Guan Tab manary Report w Baad naba STAGES a Sammary Report MAGE	List Files
hin: Spen File w Isad main: STAGES w Sammery Report MAGE als	List Files
ote 12: Tomary Report Sammery Report MAGE add	Ust Res
olan fa marry-Report STAGES STAGES Sammary-Report BMAGE als	Ust Files
Nik   Cymr He manary, Report     teal nak    STAGES    Sanaray Report    MAGE    Isla	ust Files
Nin Cymarfas manary Report w Anadadan STAGES w Samanary Report MAGE ada	Ust Res
Nin   Cypen Tile Immany, Report Bandies	List Res Were

Figure 11: PEO – Block – Info Dashboard

**Logs Information:** Under this category, SART users can view logs information by entering the WARD path, block name, and tech node in the entry field above. The buttons will be color-coded as follows:

- Red indicates files with errors.
- Green indicates files without errors.
- Yellow indicates files that are not present in the specified directory. Engineers, Team Leads, or Managers can open their log files directly by clicking the respective buttons.

**Report Path:** In this category, users can easily review/access all files from any user's path right here. By entering the path in the 'Path:' field and clicking the 'List Files' button, all files in that directory will be displayed in the list box below. If an incorrect path is entered, it will be indicated as 'Invalid path' in the list box. Users can open a file by selecting it in the list box and clicking the 'Open File' button, making it easy to read the file.

**Sign-off Info:** In this category, we can view the summary of sign-off reports for any user, based on the specified ward path, block name, and tech node. By selecting the checkbox corresponding to the sign-off check used for review with SART, it will provide a summary report in text format containing both input and output information.

**Summary Report:** In this category, SART users can load there .ndm files by selecting the desired stage and clicking the 'Load NDM' button. The first list box will provide all stages from start to end, depending on the flow. The second list box offers all stages, allowing SART users to view the summary report of others' PEO by selecting the stage (pnr, apr, finish) and clicking the 'Summary Report' button, as shown in the figure. The final list box provides images of congestion maps, cell density, and pin density for specific stages, which users can view by selecting a stage and clicking the 'View' button.

## 5) SART Application's & Conclusion

- a) Automated Flow Execution: SART handles the execution of the VLSI design flow seamlessly. No more manual intervention required.
- b) Effortless Report Generation: SART takes care of generating reports without human involvement. This feature saves time and ensures accuracy.

- c) Data Extraction Wizard: SART effortlessly extracts essential data from various sources, reducing the need for manual data extraction.
- d) Report Customization: SART provides flexibility by allowing users to create reports in different formats according to their preferences. Whether it's Doc's, Excel sheets, or other formats, SART can generate reports to meet your specific needs.
- e) Email Notifications: Keep your team in the loop with SART's built-in email notifications. Relevant users are alerted automatically, ensuring effective communication and status updates.
- f) Multi-Language Support: SART is implemented using several programming languages commonly used in the VLSI physical design field, including Python, Tcl, and Perl. This versatility ensures seamless integration with existing workflows.
- g) Partitioned Statistics and Reports: SART facilitates multi-user operations and provides partitioned statistics and reports. This feature aids in managing collaborative projects and tracking the status of different tasks within the flow.

# References

- [1] Alan D. Moore, Python GUI Programming with Tkinter: Design and build functional and user-friendly GUI applications, Edition - 2, Packt Publishing Ltd, 2021.
- [2] David Love, Tinder GUI Programming by Example: Learn to create modern GUIs using Tkinter by building real-world projects in Python, Packt Publishing Ltd, 2018.
- [3] David Love, Tkinter GUI Programming by Example: Learn to create modern GUIs using Tkinter by building real-world projects in Python, Packt Publishing Ltd, 2018.

Volume 12 Issue 10, October 2023 <u>www.ijsr.net</u> Licensed Under Creative Commons Attribution CC BY