ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra¹, Jalaja S²

¹Post Graduate Scholar, Department of ECE, Bangalore Institute of Technology, Bangalore India
²Research Scholar (VTU) and Assistant Professor, Department of ECE, Bangalore Institute of Technology, Bangalore, India

Abstract: The ever growing need for improved security for applications over internet has resulted in wide acceptance of Elliptic Curve Cryptography (ECC) in industry and academic research. This growth has started the spread of architectures for implementing ECC from FPGA towards ASIC. Computing scalar multiplication and point inversion forms the core ECC architecture. This paper discusses the ASIC based implementation of these ECC arithmetic primitives over finite fields GF(2ᵐ). Scalar multiplication is based on a recursive variant of Karatsuba Algorithm and Inversion algorithms are based on quad-ITA. The arithmetic components are designed using Verilog and implemented using Cadence 45nm fast technology library. The proposed variation of Karatsuba Multiplier has low power considerations and better area delay product.

Keywords: ASIC based ECC, Karatsuba Algorithm variations, Combination of Algorithms, Quad-ITA, Low power design.

1. Introduction

The continued growth of applications over internet has greatly contributed to growth of Public-key cryptography. ECC offers improved security at shorter key sizes, when compared to other public-key based cryptosystems in use today. This has spread the use of ECC over a wide range cryptographic applications and generated lot of interest in academic as well as industry. The major applications are in the resource constrained environment, typically lower power, like smart cards, mobile banking, personal digital assistants and e-commerce. The use of Elliptic curves in cryptography was advocated independently by Neil Koblitz and Victor S Miller in 1980’s [1-2]. Elliptic curves have been in commercial use since 2004. Today ECC is recognized and being standardized by organizations Like IEEE, ANSI, NIST and ISO. The advantages of ECC are due to inherent property of Elliptic curves to perform finite field arithmetic operations [3]. The security for ECC is defined by Discrete Logarithm Problem (ECDLP).

Traditionally ECC was implemented over FPGAs due to flexibility and lower costs. The growing needs can benefit from ASIC based design to provide faster and higher performances at costs and flexibility comparable to FPGAs. ASICs can offer dedicated hardware designs operating at lower area - increasing throughput and low power - increasing battery life. Also ASIC designs are difficult to read back further enhancing the security after implementation.

There are three major types of elliptic curves studied for implementing ECC [4].

- A pseudorandom curve over GF(p).
- A pseudorandom curve over GF(2ᵐ).
- A special curve over GF(2ᵐ) called a Koblitz curve or anomalous binary curve.

GF(2ᵐ), an m-dimensional extension field of GF(2), is suitable for hardware implementation. Finite field arithmetic has no carry propagation and can be implemented with basic gates. This creates the need for optimization. The computations in ECC happen over vector and also scalars. A point P on the elliptic curve is a vector, which is converted to scalar to perform the point multiplication with a scalar k. The product kP converted back to point form by computing inversion. The effectiveness with which these two operations are performed defines the performance of the ECC.

Numerous works have been reported, which effectively performs Scalar multiply and inversion using Hardware, Firmware, Software or combination of approaches. Few of the literatures studied as a basis to this work is summarized below.

In [5], the ECC processor based on squarer’s, adders and multipliers in the data path is proposed. This work also advocates the use of hybrid coordinate representation in affine, Jacobian, and López-Dahab form.

The LD coordinate form of the elliptic curve over binary finite fields is

\[ Y^2 + aYZ = X^3 + aX^2Z^2 + b. \]  (1)

In [6], an end-to-end hardware implementation system for ECC is developed on an FPGA. The high performance is obtained with an optimized digit-serial shift-and-add multiplier for finite fields. Inversion is done with a dedicated division circuit.

Several acceleration techniques based on pre-computation are proposed for Koblitz curves in [7].

In [8], a pipelined ECC processor is developed which uses a combined algorithm to perform point doubling and point addition. This is the fastest reported in literature working with a pipelined architecture. However, the seven stage pipeline
used has huge area requirements.

In [9], a reconfigurable elliptic curve processor over GF($2^{167}$) is designed and the processor consists of main controller and arithmetic units. The implementations of ECC processor over ASICs, are presented in works [10] and [11]. The finite field multiplier is the critical path in the ECC Processor design and preventing it from becoming idle improves the overall performance.

Algorithms for finding the multiplicative inverse are based upon extended Euclidean algorithms (EEA) and the Itoh-Tsujii Algorithm (ITA) [12]. EEA and its variants, the binary EEA and Montgomery [13] inverse algorithms are compact in hardware, but slower when compared to ITA. The ITA is faster but requires large area mainly taken up by a dedicated multiplier unit. This multiplier can be reused from the scalar multiplier by the ITA for inverse computations. This multiplier doesn’t constitute area overhead of the ITA. The resulting architecture of ITA without the multiplier is as compact as the EEA making it a suitable multiplicative inverse option in hardware [14].

In [15], the authors discuss the use of basic exponentiation matrix chains to implement Inversion using minimum delay. This method trades delay for minimum clock cycle and not power efficient.

In [16], the use of LD Coordinates along the critical path is restructured to use non critical path such that logic structures are implemented in parallel. They also discuss the squarer based architecture of point addition and doubling iteration based on key bits.

A combined architecture for FPGA and ASIC is discussed in [17]. Here Redundant basis architectures are used to improve area, delay and power product. But these can be achieved by using divide and conquer approach of Karatsuba Variations as discussed in this work.

In [18], a normal basis multiplier using Gaussian model for Koblitz curve is discussed for constrained, secure applications. The GNB representation is reconfigured to meet the hardware complexity through sharing the addition/accumulation with other field additions. But the use of Addition chains and exponentiations becomes easy and still yields an efficient implementation.

The rest of the paper is organized as follows: A typical elliptic curve crypto processor with its arithmetic hierarchy is described in section 2; section 3 presents design of finite field multiplier. In section 4, a quad-ITA design is implemented. The results are discussed in 5, with consideration to area power and time requirements. Section 6 concludes the paper.

2. A Typical Elliptic Curve Cryptoprocessor

Elliptic curve crypto systems have a layered hierarchy as shown in Figure1. The bottom layer constituting the arithmetic on the underlying finite field most prominently influences the area and critical delay of the overall implementation. The group operations on the elliptic curve and the scalar multiplication influences the number of clock cycles required for encryption.

To be usable in real world applications, implementations of the crypto system must be efficient, scalable, and reusable. Applications such as smart cards and mobile phones require implementations where the amount of resources used and the power consumed is critical. Such implementations should be compact and designed for low power. Computation speed is a secondary criterion. Also, the degree of reconfigurability of the device can be kept minimum [19]. This is because such devices have a short lifetime and are generally configured only once. On the other side of the spectrum, high performance systems such as network servers, data base systems etc. require high speed implementations of Elliptic Curve Cryptoprocessor (ECCP). The crypto algorithm should not be the bottleneck on the application’s performance. These implementations must also be highly flexible. Operating parameters such as algorithm constants, etc. should be reconfigurable.

The Arithmetic primitives from the ECCP hierarchy can be grouped to constitute a dedicated hardware. A typical ECCP is given in Figure2. This crypto processor should implement the double and add scalar multiplication algorithm. Point doubling is performed for every iteration loop of the algorithm. Point addition is performed only when the bit is set in the binary expansion of scalar input k. This constitutes the Arithmetic unit (AU) of ECCP shown in Figure3. The output is the scalar multiplication product kP. Here P is the base point on the curve.
ECC uses binary extension fields that have a prime degree [4]. So the basic recursive multiplier has to be adapted for ECC. The design approaches in adapting are

1. Sequential circuit approach - Less hardware and latency. Requires several clock cycles to produce the result. At every clock cycle the outputs are feedback into the circuit, resulting in hardware reusability. Can be pipelined [22].

2. Combinational circuit approach – Large area and delay, but output generated in single clock cycle. Literature [23,24] are examples of this approach.

Karatsuba Algorithm has a very rich design space and versatile making many variations possible. We look at few variations of Karatsuba Algorithm in combinational design approach. This work proposes and uses a combination of general Karatsuba multiplier with a threshold detection to achieve a beneficial recursion. Since this variation uses the best advantages of Simple Karatsuba and General Karatsuba implementations, we refer the proposed algorithm as Optimized Karatsuba multiplier which is a hybrid variation. The optimized Karatsuba Algorithm is given in Algorithm 1.

Algorithm 1: okmul (Optimized Karatsuba Multiplier)

| Input: The multiplicands A, B and their length m |
| Output: C of length 2m − 1 bits |

1. begin
2. if m < 29 then
3. return gkmul*(A,B,m)
4. else
5. l = ceil(m/2)
7. B' = B[l−1 ⋅ ⋅ ⋅ l] + B[l−1 ⋅ ⋅ ⋅ 0]
8. P1 = okmul(A[l−1 ⋅ ⋅ ⋅ 0],B[l−1 ⋅ ⋅ ⋅ 0], l)
9. P2 = okmul(A',B', l)
10. P3 = okmul(A[l−1 ⋅ ⋅ ⋅ l],B[l−1 ⋅ ⋅ ⋅ l],m − l)
11. return (P3 <<< 2l) + (P1 + P2 + P3) <<< l + P1;
12. end
13. end

The major components are the Quad block and Finite Field Multiplier block. The multiplier is used in Scalar multiplication as well as while computing inverse to Affine Co-ordinate. The Quad block is a cascaded quad circuit block, used only for inversion as a final computation step. The AU also has adders and squarer’s which do not add to area or latency of the crypto processor significantly when compared with multiplier.

At every clock cycle the control unit produces a control word. Control words are produced in a sequence depending on the type of elliptic curve operation being done. The control word signals control the flow of data and also decide the operations performed on the data. This also helps to reuse the finite field multiplier by an enable signal.

### 3. Design of Finite Field Multiplier

The finite field multiplier is the integral operation of the ECCP and occupies highest level in the ECC design hierarchy. It’s the most computationally intensive component, occupies most area and also has the longest latency. So it can be said, the performance of multiplier defines the performance of the ECCP. Finite field multiplication of two elements in the field GF(2^{m}) is given by equation

\[ C(x) = A(x) * B(x) \mod P(x) \]  

Where C(x), A(x), B(x) are in the field GF(2^{m}) and P(x) is the irreducible polynomial of the generator field in GF(2m). The product is essentially computed in two steps.

1. Compute C'(x) = A(x) * B(x)
2. Compute modulo on C'(x).

The Karatsuba multiplier [20] is based on divide and conquer approach and recursion to multiply A(x) and B(x). With each recursion the size of the multiplication required reduces by half. This leads to a reduction in the number of AND gates required at the cost of an increase in XOR gates. This algorithm has a complexity of O(m^{log_{2}3}) for polynomial representations of finite fields. This is the only multiplier to have the sub quadratic complexity. It has also been shown in [21] that the Karatsuba multiplier if designed properly is also the fastest. This work uses a variation of Karatsuba Multiplier to perform finite field multiplication.
The levels of recursion for a GF( 2^{33} ) 1. approach

The following advantages are obtained from using the Hybrid complexity dominates register overhead.

The application of Karatsuba Algorithm when multiplier is given in Table 1.

The number of recursion levels in hybrid Karatsuba cycle to operate hence better speed.

This approach results in low power and low area parameters by effectively managing recursion and thus also costs less cycle to operate hence better speed.

The number of recursion levels in hybrid Karatsuba multiplier is given by

\[ r = \lceil \log_2 (m/29) \rceil + 1 \] (3)

The levels of recursion for a GF(233^3) multiplier using OKA is given in Table 1.

<table>
<thead>
<tr>
<th>Table 1: Levels of Recursion for GF (233)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( m )</td>
</tr>
<tr>
<td>----------</td>
</tr>
<tr>
<td>233</td>
</tr>
<tr>
<td>116</td>
</tr>
<tr>
<td>58</td>
</tr>
<tr>
<td>29</td>
</tr>
<tr>
<td>14</td>
</tr>
</tbody>
</table>

The number of AND gates required:

\[ 3^{r-1} \cdot \left( \frac{m}{29} \right) + 1 \]

The number of XOR gates required:

\[ 3^{r-1} \left( 10 \left( \frac{m}{29} \right)^2 - 7 \left( \frac{m}{29} \right) + 1 \right) + \sum_{i=1}^{3} 3^i \left( \frac{m}{29} \right) - 4 \]

\[ \text{Delay}_{\text{OKA}}[m] = \text{Delay}_{\text{OKA}}[m/2^{r-1}] + \text{Delay}_{\text{OKA}}[m/2^{r-1}] \] (4)

4. Quad- Itoh Tsujii Algorithm

The Itoh- Tsujii algorithm was introduced in 1988, and is based on Fermat’s Little theorem. For an element \( a \in GF(2^m) \) the inverse computation is done using equation

\[ a^{-1} = a^{2^{m-2}} \] (5)

This technique requires (m-1) squaring and (m-2) multiplications. The ITA reduced the cost of multiplications by using Addition chains.

3.1 Brauer Addition Chains

An addition chain [25] is a sequence of integers of the form U = (u_0, u_1, u_2, …., u_k) for n ∈ N satisfying the following properties

1. \( u_0 = 1 \)

2. \( u_i = n \)

3. \( u_i = u_j + u_k \) for some \( k \leq j < i \).

4. If the addition chain satisfy the property \( j = i - 1 \), it constitute a special class of addition chains called Brauer chains.

An optimal addition chain for \( n \) is the smallest addition chain for \( n \).

The inverse equation can be rephrased as

\[ a^{-1} = (a^{2^{n-i}-1})^2 \] (6)

Reusing notations from [22], for \( k \in N \), let

\[ \beta_k(a) = a^{2^{k-1}} \in GF \left( 2^{m} \right) \] (7)

Then,

\[ a^{-1} = \left[ \beta_{m-1}(a) \right]^2 \] (8)

In [26] a recursive sequence is used with an addition chain to compute the multiplicative inverse. \( \beta_{m+1}(a) \in GF(2^m) \) can be expressed as shown in Equation 9. For simplicity of notation we shall represent \( \beta_k(a) \) by \( \beta_k \).

\[ \beta_{k+j} = (\beta_j)^{2^k} \beta_k = (\beta_k)^{2^k} \beta_j \] (9)

In general if \( l \) is the length of the addition chain, finding the inverse of an element in GF (2^m) requires \( (l - 1) \) multiplications and \( (m - 1) \) squaring. The length of the addition chain is related to \( m \) by the equation \( l \leq \lceil \log_2 m \rceil \) [25], therefore the number of multiplications required by the ITA is much lesser than that of the conventional method.

The procedure for obtaining the inverse for an odd \( m \) using the quad-ITA is shown in Algorithm2. The algorithm assumes a Brauer addition chain.
Algorithm 2: Quad-ITA

Input : The element $a \in \text{GF}(2^m)$ and the Brauer chain $U = \{1, 2, \cdots , m−1/2 , m − 1\}$

Output : The multiplicative inverse $a^{-1}$

1 \begin{align*}
    & l = \text{length}(U) \\
    & a^2 = \text{finitemul}(a, a); /\* \text{ finitemul: OKA of Algorithm1 } \*/ \\
    & a_{u_1} = a^3 = a^2 \cdot a \\
    & \text{foreach } u_i \in U (2 \leq i \leq 1 - 1) \text{ do} \\
    & \quad p = u_i - 1 \\
    & \quad q = u_i - u_{i-1} \\
    & \quad a_{u_i} = \text{finitemul} \{(a_p)^{u_i}, a_q\} \\
    & \text{end} \\
    & a^{-1} = \text{finitemul} (a_{u(l-1)}, a_{u(l-1)-1}) \\
    & \text{end}
\end{align*}

Table 2: Exponentiation for GF(2^233) using Brauer Chains

<table>
<thead>
<tr>
<th>$\text{ui}(a)$</th>
<th>$\text{uij} + \text{uk}(a)$</th>
<th>Exponentiation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>$a^1$</td>
</tr>
<tr>
<td>2</td>
<td>1+1</td>
<td>$a^{4^2-1}$</td>
</tr>
<tr>
<td>3</td>
<td>2+1</td>
<td>$a^{4^3-1}$</td>
</tr>
<tr>
<td>4</td>
<td>3+3</td>
<td>$a^{4^6-1}$</td>
</tr>
<tr>
<td>5</td>
<td>6+1</td>
<td>$a^{4^7-1}$</td>
</tr>
<tr>
<td>6</td>
<td>7+7</td>
<td>$a^{4^{14}-1}$</td>
</tr>
<tr>
<td>7</td>
<td>14+14</td>
<td>$a^{4^{28}-1}$</td>
</tr>
<tr>
<td>8</td>
<td>28+1</td>
<td>$a^{4^{56}-1}$</td>
</tr>
<tr>
<td>9</td>
<td>58+29</td>
<td>$a^{4^{116}-1}$</td>
</tr>
<tr>
<td>10</td>
<td>58+58</td>
<td>$a^{4^{232}-1}$</td>
</tr>
</tbody>
</table>

The architecture for implementing the quad-ITA [27, 28] is given in Figure 5.

Summary of Quad-ITA

1. The quadblock consists of 14 cascaded circuits, each circuit generating the fourth power of its input. Qsel line is asserted by the control unit to dictate which power gets passed on to the output. The output of the quadblock can be represented as $q_{\text{quad}}$.

2. Two buffers MOUT and QOUT store the output of the multiplier and the quadblock respectively. En signal controls which block is active during a clock cycle. Quadblock and Multiplier block are mutually exclusive. A register bank may be used to store results of each step ($a_{ui}$) of Algorithm. A result is stored only if it is required for later computations.

3. The controller is a state machine designed based on the adder chain and the number of cascaded quad circuits in the quadblock. At every clock cycle, control signals are generated for the multiplexer selection lines enables to the buffers and access signals to the register bank.

4. The length of the addition chain influences the number of clock cycles required to compute the inverse, hence proper selection of the addition chain is critical to the design. For a given $m$, there could be several optimal addition chains. It is required to select one chain from available optimal chains. The amount of memory required by the addition chain can be used as a secondary selection criterion. The memory utilized by an addition chain is the register’s required for storage of the results from intermediate steps.

5. Using Brauer chains has the advantage that for every step (except the first) at least one input is read from the output of the previous step. The output of the previous step is stored in MOUT therefore need not be read from any register and no storage is required. The second input to the step would ideally be a doubling. For example, computing $a_{116}$ (a) requires only $a_{58}$ (a). Since $a_{58}$ (a) is the result from the previous step, it is stored in MOUT. Therefore computing $a_{116}$ (a) does not require any stored values.

6. The number of quad circuits cascaded ($u_i$) has an influence on the clock cycles, frequency, and area requirements of the quad-ITA. Increasing the number of cascaded blocks would reduce the number of clock cycles required at the cost of an increase in area and delay.

7. In general for addition chains used in ECC, the value of $(u_i−u_{i-1})$ is as large as $(m−1)/2$ and much greater than $u_i$, therefore the clock cycles saved is significant.

Usually point doubling takes 4 states and point double and add will take $4 + 8 = 12$ states. The implementation of this Algorithm is optimized to perform both point doubling and point double and add operations using all the 12 states. A dummy adder logic is used where point add is not required. This is to ensure the implementation does not leave out any power traces for different state computation.

5. Results

The design followed the classical Design, Simulate and Synthesis cycle implemented using Cadence Tool Suites - Simvision for Simulation and RTL Compiler for Synthesis. The synthesis made use of 45 nm Fast Technology library Version xx, under the operating conditions of a fast balanced
tree with segmented wire load mode. The synthesis used Incremental step optimization flow for all the designs.

The proposed multiplier is implemented over bit lengths of 163, 193 and 233 bit in accordance with the prime curves used in ECC. The performance parameters are derived in terms of Area, Time (operating clock cycles) and Power and compared between different variations of Karatsuba algorithm namely, Simple Karatsuba Algorithm (SKA)-parent algorithm in recursive form, binary implementation (BKA), and proposed implementation (OKA). Table2 gives the synthesis results of this implementation.

A brief comparison between various algorithms shows that, the proposed algorithm is found to be better in terms of Area, power and time required to operate over the implemented range. These results are tabulated in Table 3.

Table 2: Area, Time and Power of SKA, BKA and OKA

<table>
<thead>
<tr>
<th>Bits</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>163</td>
<td>544286</td>
<td>3430</td>
<td>234268579.000</td>
</tr>
<tr>
<td>193</td>
<td>671683</td>
<td>3486</td>
<td>305770390.000</td>
</tr>
<tr>
<td>233</td>
<td>867156</td>
<td>3438</td>
<td>419994621.000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>163</td>
<td>707838</td>
<td>3980</td>
<td>314557905.000</td>
</tr>
<tr>
<td>193</td>
<td>847869</td>
<td>5022</td>
<td>385854841.000</td>
</tr>
<tr>
<td>233</td>
<td>935434</td>
<td>4064</td>
<td>458291477.000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>163</td>
<td>467313</td>
<td>3194</td>
<td>174594221.000</td>
</tr>
<tr>
<td>193</td>
<td>633530</td>
<td>3282</td>
<td>244037581.000</td>
</tr>
<tr>
<td>233</td>
<td>797428</td>
<td>3315</td>
<td>352673702.000</td>
</tr>
</tbody>
</table>

Table 3: Area, Time and Power Quad-ITA using

<table>
<thead>
<tr>
<th>SKA Vs OKA</th>
<th>Bits</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>163</td>
<td>14.14</td>
<td>6.88</td>
<td>25.47</td>
<td></td>
</tr>
<tr>
<td>193</td>
<td>5.68</td>
<td>5.85</td>
<td>20.19</td>
<td></td>
</tr>
<tr>
<td>233</td>
<td>8.04</td>
<td>3.58</td>
<td>16.03</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BKA vs OKA</th>
<th>Bits</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>163</td>
<td>33.98</td>
<td>19.75</td>
<td>44.50</td>
<td></td>
</tr>
<tr>
<td>193</td>
<td>25.28</td>
<td>34.65</td>
<td>36.75</td>
<td></td>
</tr>
<tr>
<td>233</td>
<td>14.75</td>
<td>18.43</td>
<td>23.05</td>
<td></td>
</tr>
</tbody>
</table>

Since the Quad-ITA uses multipliers exponentiation to perform Inversion, the multipliers were tested on the Quad-ITA block. Since the Quad-ITA is optimized to operate in equal number of states for all values of scalar, there was no much timing difference, but the proposed algorithm did better in area(reduction by 11.83%) and power(reduction by 11.7%) parameters.

Table 4: Area, Time and Power Quad-ITA using

<table>
<thead>
<tr>
<th>Quad-ITA 233 bit</th>
<th>Area (μm²)</th>
<th>Timing (pS)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OKA</td>
<td>1020114</td>
<td>7195</td>
<td>36686801.000</td>
</tr>
<tr>
<td>BKA</td>
<td>1157002</td>
<td>7085</td>
<td>41549538.000</td>
</tr>
</tbody>
</table>

6. Conclusion

The performance of an ECCP can be greatly improved if the underlying arithmetic primitives are carefully designed. The proposed multiplier combines the advantages of two variants of Karatsuba, namely the general and the simple Karatsuba multipliers.

The general Karatsuba multiplier has a large gate count. Use of this becomes multiplier beneficial when register overhead due to recursion dominates the multiplier complexity, Simple Karatsuba algorithm helps in recursively breaking the larger multiplications into smaller ones and also accounts for reusability in modules.

The proposed multiplier optimizes the register overhead and multiplier complexity by evaluating a threshold level up to which recursion is beneficial and uses the algorithms effectively. The initial recursion instances are computed using the simple algorithm while final small sized multiplications are done using the general algorithm. The proposed algorithm is efficient with respect to low power, area and speed when compared to other variations of Karatsuba Algorithm implementation.

The inverse architectures reuses the multiplier module and hence area efficient. This overcomes the critical drawbacks of Itoh-Tsujii Inversion methods. Also the always double and add implemented makes it resistant to simple power attacks.

References


Author Profile

Hemanth R received his B.E in Electronics and communication from Visvesvaraya Technological University (VTU) in 2010. He worked at HCL Technologies Ltd, Bangalore for 3 years from October 2010 - October 2013 in the field of verification and validation. Currently, He is pursing M.Tech in VLSI Design and Embedded systems from Bangalore Institute of Technology, VITU.

Jalaja S holds M.Tech degree in VLSI Design and Embedded System from Visvesvaraya Technological University (VTU). She is a E- Member of IEEE and presently serving as an Assistant Professor in Electronics and Communication Engineering department at Bangalore Institute of Technology, Bangalore (Karnataka). She is currently pursuing the Ph.D. degree in Electronic and Communication engineering from the VTU, Belgaum. Her research interest includes Analysis of various algorithms to design different VLSI architectures and ASIC implementation for digital signal processing applications.