Development of Low Cost Smart Antenna System and its FPGA Implementation

Harshveer Singh Grewal¹, Paramveer Singh Gill²

¹M.Tech Student, Department of Electronics and Communication, Chandigarh Engineering College, Mohali, Punjab, India
²Assistant Professor, Department of Electronics and Communication, Chandigarh Engineering College, Mohali, Punjab, India

Abstract: Recently, smart antennas have been proposed as a promising solution that can significantly improve the quality of wireless transmission, which is limited by interference, local scattering, and multipath propagation. The antenna array is combined with digital signal processing to give a narrow beam pattern in response to the received signal by the smart antenna. The weights of the beam-former is calculated by using the adaptive approach which uses reference signal and the direction of the user based on the received signal. The main beam is then directed towards the specific user, while the nulls are adjusted toward the interferers [1]. This paper presents the development of a smart antenna using QD (Quadratic Decomposition) RLS algorithm and its FPGA implementation. FPGA resource estimates and the implementation results have been presented in this paper.

Keywords: Beamforming, Smart Antennas, FPGA, Quadratic Decomposition

1. Introduction

Smart antennas are considerably important because of their potential for decreasing interference and improving quality of service. In an adaptive antenna system, the weight of antenna arrays can be adjusted to form certain amount of adaptive beam to track corresponding users automatically and at the same time to minimize interference arising from other users by introducing nulls in their directions [2]. Beamforming is a method to create the radiation pattern in the desired direction. Radiation pattern is controlled by adaptive filters. The adaptive algorithms like LMS and RLS can be used for beamforming in smart antennas. The concept of smart antenna is explained in Fig 1.

[Diagram: Concept of Smart Antenna]

J. Litva, K.Y. Lo [3] discussed the fundamental concepts of adaptive beamforming and the adaptive algorithms like LMS, RLS and SMI. The fundamental method in adaptive beamforming is to choose the weights of array elements in order to optimize the beam-former response to fulfill certain criterion. These criterion includes Minimum Mean Square Error, Maximum Signal to Interference Ratio and Minimum Variance was discussed. The choice of criteria is not critically important since they are closely related to each other. The most important part is the adaptive algorithms, which determine the speed of convergence and hardware complexity required. L.C. Godara [4] contributed a thorough study on antenna array applications in mobile communication. He also compared the LMS and SMI algorithms. He concluded that LMS is simple as compared to SMI. He also found that LMS has slower convergence as compared to the SMI algorithm. But the complexity of SMI requires advance hardware for its implementation. R. S. Dhanaraj, L. Gudino, Dr. J. Rodrigues [1] developed a smart antenna using adaptive algorithms. They discussed the performance of the LMS, RLS and CMA algorithms. Z. Ahmad, M. Tahir and I. Ali [5] compared LMS and RLS algorithms with optimized-LMS algorithm. They concluded that RLS performs better than LMS and optimized-LMS in beamforming and placing nulls. A. Sergeyenko and O. Maslennikov [6] discussed the QR Decomposition technique and concluded that this technique increases robustness and reduces complexity. This QRD RLS algorithm is better than RLS because of its less computational complexity.

2. QRD-RLS Algorithm

The adaptive algorithms are used for solving the following set of equations:

\[ x_1(1)c_0 + x_2(1)c_1 + \ldots + x_N(1)c_{N-1} = y(1) + e(1) \]

\[ x_1(2)c_0 + x_2(2)c_1 + \ldots + x_N(2)c_{N-1} = y(2) + e(2) \]

\[ \vdots \]

\[ x_1(m)c_0 + x_2(m)c_1 + \ldots + x_N(m)c_{N-1} = y(m) + e(m) \]

Where \( m > N \)

The least squares approach is used to find the set of coefficients \( c_i \) that minimizes the sum of squares of the errors, i.e. \( \min \sum e(m)^2 \). This equation can be represented in the matrix form as given below:

\[ XC = y + e \]
Where $x = \text{matrix (m>N)}$ of noisy observations, $y$ is a known training sequence and $c$ is the coefficient vector. The coefficient vector $c$ is computed to minimize the error vector $e$. Computation of coefficient vector $c$ involves matrix inversion, which is time consuming and undesirable for hardware implementation. To reduce complexity and time QRD RLS algorithm is used.

This method involves transforming the matrix $X$ into upper triangular matrix $R$ $(N \times N)$ and the vector $y$ into another vector $u$ such that $Rc = u$. Back substitution procedure is then used to compute coefficient vector $c$. This involves solving the following equations:

$$c_N = \frac{u_N}{R_{NN}}$$

(3)

$$c_i = \frac{1}{R_i} \left( u_i - \sum_{j=i+1}^{N} R_{ij} c_j \right) \text{ for } i = N-1$$

(4)

The QRD RLS algorithm flow is shown below:

Figure 2: QR Decomposition Based Least Square

CORDIC based QR Decomposition. Using the systolic array architecture as shown in Fig 3, QR Decomposition of matrix $x$ is performed. The rows of matrix $x$ and the corresponding elements of vector $y$ are fed as inputs to the array from the top. The $r$ and $u$ are the outputs from QR Decomposition. These values then derive the coefficients using the back substitution procedure. The cells in the array are implemented as coordinate rotation digital computer (CORDIC) block. CORDIC describes a method to perform a number of functions, including logarithmic and trigonometric functions.

Figure 3: Systolic Array Architecture

The algorithm uses only addition, shift and subtraction method, making it attractive for hardware implementations.

3. Implementation of Beam-former

In the proposed work, adaptive beam-former is implemented on Virtex4 xc4vsx35 FPGA using AccelDSP tool of Xilinx. This device has been used to compare the results with implementation of the same adaptive beam-former by [7] in which system generator tool of Xilinx was used. The performance of the proposed beam-former has been compared with the earlier work [7].

The simulation results by [7] and our work have been shown in figures 4 to 6. The broadside array output without beamforming is shown in figure 4. Figure 5 shows the beamformer output proposed by [7] and figure 6 shows the performance of our design.

Figure 4: Broadside array output without beamforming

Figure 5: Broadside Array Output With Adaptive Beamforming [7]

Figure 6: Broadside Array Output with Adaptive Beamforming

Figure 6: Broadside Array Output with Adaptive Beamforming
From figures 5 and 6 it can be seen that the performance of the proposed beam-former is better than the beam-former proposed by previous work [7], in terms of side lobe cancelation. Table 1 shows the comparison of resources utilized by the present and the previous work.

**Table 1: Resource utilization for the vir tex4 xc4vsx35-ff68 FPGA Device**

<table>
<thead>
<tr>
<th>Resources</th>
<th>Present Work</th>
<th>Previous Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of slice flip flops</td>
<td>980</td>
<td>5175</td>
</tr>
<tr>
<td>Number of slices</td>
<td>658</td>
<td>5052</td>
</tr>
<tr>
<td>NUMBER OF 4 I/P LUT</td>
<td>1821</td>
<td>7316</td>
</tr>
<tr>
<td>NUMBER OF BONDED IOBS</td>
<td>99</td>
<td>1304</td>
</tr>
</tbody>
</table>

From table 1, it can be concluded that the resources utilized by the present design are far better as compared to the design proposed by [7]

### 4. Conclusion

This paper describes the development of adaptive beam-former and its FPGA implementation using QDR RLS algorithm. The results show that the performance of the beam-former implemented using the AccelDSP tool in the present work is better in side lobe cancellation and area utilization as compared to the past work.

### References


