International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 115 | Views: 190

Research Paper | Electrical Engineering | India | Volume 3 Issue 6, June 2014 | Rating: 6.7 / 10


Modelling of Dynamic Voltage Restorer for Mitigation of Voltage Sag and Swell Using Phase Locked Loop

Deepa Patil [3] | Datta Chavan [2]


Abstract: Voltage variations such as sag and swells in the distribution system effects sensitive loads. For protection of electric circuitry and sensitive equipments dynamic voltage restorers are implemented. Dynamic Voltage Restorer (DVR) is modelled using Matlab Simulation program and using basic circuit analysis in this paper. Control scheme applied for modelling is bases on phase locked loop. Performance of DVR is presented with the help of simulation results under sag and swell conditions.


Keywords: DVR, SPLL, Sag, Swell


Edition: Volume 3 Issue 6, June 2014,


Pages: 2137 - 2143

Rate this Article


Select Rating (Lowest: 1, Highest: 10)

5

Your Comments

Characters: 0


Type Your Registered Email Address below to Rate the Article


Verification Code will appear in 2 Seconds ... Wait

Top