Downloads: 109
Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 6, June 2017
ASIC Implementation and Comparison of Diminished-one Modulo 2n+1 Adder
Raj Kishore Kumar | Vikram Kumar [2]
Abstract: Modulo 2n+1 adder is one of the most common adder which have frequent use in RNS operations that has significant critical path, and often encountered in applications like pseudo-random number generation and cryptography as well. In this paper we have presented various types of diminished-one modulo 2n+1 adder using globular carry selection (GCS) and several parallel prefix adders. The adder has been simulated using verilog HDL codes and mapped this design to the TSMC (90 nm) and calculated the area, power dissipation and time for n= 8, 16, 32 & 64 and shown in the graph that which adder will have better power efficiency and time delay. Area occupied by several bits is presented in the table.
Keywords: RNS, Parallel Prefix Adder, GCS, ASIC
Edition: Volume 6 Issue 6, June 2017,
Pages: 2826 - 2832
Similar Articles with Keyword 'RNS'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 1579 - 1588Maximizing Coverage and Connectivity in WSNS with Moahoa-Sa: A Selective Activation Approach with Minimum Interference
R. Christal Jebi [2] | S. Baulkani [2]
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 8, August 2021
Pages: 932 - 937Gas Leakage and Detection System
Dr Sreeja Mole S S