International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 137

Survey Paper | Electronics & Communication Engineering | India | Volume 4 Issue 12, December 2015


Improved Architectures for Fused Floating Point Add-Subtract Unit

Pooja Potdar | S. S. Tamboli


Abstract: The fused floating point add-subtract unit is useful for digital signal processing (DSP) applications Such as fast Fourier transform (FFT) & discrete cosine transform (DCT) butterfly operations. To improve the performance of fused floating point add-subtract unit, a dual path algorithm & pipelining algorithms are useful. The designs are implemented for both single and double precision. The fused floating point add-subtract unit saves area and power consumption compared to discrete floating point add-subtract unit. The dual path design reduces latency compared to discrete design with area and power consumption between discrete and fused design. The fused dual path floating point add-subtract unit can be split into two pipeline stages, since latencies of two pipeline stages will be fairly well balanced.


Keywords: Digital signal processing DSP, Floating point arithmetic, Fused floating point operation, High speed computer arithmetic


Edition: Volume 4 Issue 12, December 2015,


Pages: 496 - 498


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Pooja Potdar, S. S. Tamboli, "Improved Architectures for Fused Floating Point Add-Subtract Unit", International Journal of Science and Research (IJSR), Volume 4 Issue 12, December 2015, pp. 496-498, https://www.ijsr.net/get_abstract.php?paper_id=NOV152018

Similar Articles with Keyword 'Digital signal processing DSP'

Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 5, May 2020

Pages: 686 - 688

Implementing of 16-Bit Pyramidal Adder for Arithmetic Applications

Thokala Mohan Rao

Share this Article

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 240 - 244

A Novel Approach to 32-Bit Approximate Adder

Shalini Singh [6] | Ghanshyam Jangid [6]

Share this Article
Top