Downloads: 119
Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015
Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design
Ashly Babu | Ajeesh A.V. [2]
Abstract: Distributed arithmetic (DA) is commonly used for signal processing algorithms where calculating the inner product of two vectors comprises most of the computational workload. An important signal processing area is adaptive filtering. Adaptive filtering is extensively used in several signal processing applications including signal de-noising, and channel equalization for communication and networking systems. But, DA has its issues also. The main problem here is the updating of the memory table. Several methods have been adopted to accelerate memory updating, but it had led to additional memory usage and convergence speed. Hence it is necessary to develop structures for an adaptive DA filter with the maximum reduction of these disadvantages. Various methods can be adopted to achieve this result. One among them is parallel lookup table (LUT) update and concurrent implementation of filtering and weight-update operations. The DA-based inner-product computation can be done by conditional signed carry-save accumulation instead of conventional adder-based shift accumulation and a fast bit clock for carry-save accumulation but a much slower clock for all other operations can also be adopted. The coding of each module is simulated and synthesized using the Xilinx ISE Design Suite 12.1 and ISim Simulator.
Keywords: Adaptive filter, distributed arithmetic DA, least mean square LMS algorithm, Finite Impulse Response FIR, Field Programmable Gate Array FPGA
Edition: Volume 4 Issue 2, February 2015,
Pages: 1397 - 1401
Similar Articles with Keyword 'Adaptive filter'
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 12, December 2023
Pages: 1888 - 1890Comparison and Denoising of OCT Images with Filters
Downloads: 103
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune | Vijay Bagdi