International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 111

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015


Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees

Mariya Stephen [3] | Vrinda [8]


Abstract: This paper establishes designing multipliers that are of high-speed, low power, and regular in layout are of substantial research interest. Multiplier speed can be increased by reducing the generated partial products. Many attempts are done to reduce the number of partial products generated in a multiplication process. One of them is Wallace tree multiplier. Wallace Tree CSA structures are used to sum the partial products in reduced time. Speed can be increased by incorporating compressors with wallace tree technique. Therefore, minimizing the number of half adders used in a multiplier which will reduce the circuit complexity.


Keywords: Carry save adders CSA


Edition: Volume 4 Issue 10, October 2015,


Pages: 1069 - 1074


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Mariya Stephen, Vrinda, "Design for Low Power Multiplier Based On Fixed Width Replica Redundancy Block & Compressor Trees", International Journal of Science and Research (IJSR), Volume 4 Issue 10, October 2015, pp. 1069-1074, https://www.ijsr.net/get_abstract.php?paper_id=SUB158885

Similar Articles with Keyword 'Carry'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi [4]

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 59 - 62

Implementation of Low Power Multiplier for High Speed Arithmetic Applications

Kishor Kanaparthi [2]

Share this Article
Top