International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 127 | Views: 289 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013 | Popularity: 6.7 / 10


     

Analytical Study of AES and Proposed Variant with Enhance Block Length and Key Length

Sayed Tathir Abbas, Ravindera Kumar


Abstract: Encryption and decryption are both methods used to ensure the secure passing of messages and other sensitive documents and information. The encryption process plays a major factor in our technology advanced lives. Encryption basically means to convert the message into code or scrambled form. Advanced Encryption Standard (AES) is a specification for the encryption of electronic data. It has been adopted by the U. S. government and is now used worldwide. AES is a symmetric-key algorithm, meaning the same key is used for both encrypting and decrypting the data. This paper defines the method to enhance the block and key length of the conventional AES.


Keywords: Plaintext, Cipher text, key length, block length


Edition: Volume 2 Issue 8, August 2013


Pages: 176 - 178



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Sayed Tathir Abbas, Ravindera Kumar, "Analytical Study of AES and Proposed Variant with Enhance Block Length and Key Length", International Journal of Science and Research (IJSR), Volume 2 Issue 8, August 2013, pp. 176-178, https://www.ijsr.net/getabstract.php?paperid=02013221, DOI: https://www.doi.org/10.21275/02013221



Similar Articles

Downloads: 0

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 12, December 2022

Pages: 143 - 144

Blockchain Based Access Control System for Cloud Storage

Kamisetty Vinay

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan, K. Mathan

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1493 - 1496

Skein and Threefish Implementation on FPGA

Litty.P.Oommen, Anas A S

Share this Article

Downloads: 108

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017

Pages: 1420 - 1426

A Chosen-Plaintext Attack on Permutation-Only Image Encryption Schemes and Steganography on Images

Soja Prasannan, Devi Murali

Share this Article

Downloads: 116

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 1603 - 1609

FPGA Implementation of Cryptographic Algorithm Using ASCII Conversions for Secure Communications

J. Saritha, E. Srinivas

Share this Article
Top