International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 131 | Views: 281

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014 | Popularity: 6.8 / 10


     

Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate

Neha Kumari, Rakesh Jain


Abstract: In this paper clock gating technique along with a comparator circuit is presented for low power VLSI (very large scale integration) circuit design. The rapid increase in the number of transistors on chips enabled a dramatic increase in the performance of computing systems. However, the performance improvement has been accompanied by an increase in power dissipation; thus requiring more expensive packaging and cooling technology. Reducing power dissipation is one of the most principle subjects in VLSI design today. Clock gating is a technique to reduce clock power with the help of transmission gate. In this paper 3bit JK flip flop is designed using transmission gate.3 bit JK flip-flop is constructed by connecting three JK flip-flops in series i. e. output of first JK flip-flop is fed as input of second JK flip-flop and the output of second JK flip-flop is fed as input of third JK flip-flop. Transmission gate has three input, called source, n-gate, and p-gate; and it has one output called drain. The transmission gate is simply the combination of two complementary transistors. Also a comparator circuit is added between input and output of JK flip flop. Simulation is perform by the Tanner tool and the experimental result shows that the clock gating technique is along with comparator circuit is able to reduce average power consumption. Average power is calculated in both the cases i. e. conventional JK flip-flop circuit and proposed JK flip-flop circuit. It is observed that approximately 16 % of dynamic power is saved.


Keywords: Transmission gate, Static power, Dynamic Power, JK flip flop, Clock gating etc


Edition: Volume 3 Issue 7, July 2014


Pages: 206 - 209



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Neha Kumari, Rakesh Jain, "Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate", International Journal of Science and Research (IJSR), Volume 3 Issue 7, July 2014, pp. 206-209, https://www.ijsr.net/getabstract.php?paperid=2014902, DOI: https://www.doi.org/10.21275/2014902



Similar Articles

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this Article

Downloads: 107

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2162 - 2166

A Review of Embedded Base Power Management Unit

Utsava Khare, Megha Gupta

Share this Article

Downloads: 108

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2425 - 2430

Implementation of Core-Lock Mechanism as A Data Synchronization Method in Embedded Multi-Core Systems

Megha.S, Dr C R Byrareddy

Share this Article

Downloads: 108 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this Article

Downloads: 109

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article



Top