Downloads: 116 | Views: 241
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014 | Popularity: 6.6 / 10
Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18μm Technology
Ravi Kumar, Seema Kanathe
Abstract: This paper presents 12 bit pipeline ADC designed for the implementation of pipeline analog to digital converter. Designing includes TIQ comparator that reduces area and power consumption on a single chip. The general guideline is to design high speed, low power pipeline ADC with wide input bandwidth. Each block is designed at transistor level and design is simulated and verified on LT SPICE SWITCHER CAD-III schematic editor simulation tool using 0.18m technology. The simulation result shows that Sampling Rate is 72MS/s with power dissipation of 25mW with power supply having 1.8V.
Keywords: Single stage pipeline ADC, TIQ comparator, Sample and hold, high speed, low power
Edition: Volume 3 Issue 8, August 2014
Pages: 1374 - 1379
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022
Pages: 516 - 519Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool, Dr. Girish D. Korde, Prof. Anant W. Hinganikar
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi