Downloads: 113 | Views: 326
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 9, September 2015 | Popularity: 6.2 / 10
Single Phase Clock Distribution using Low Power VLSI Technology
Krishna Naik Dungavath, Dr V. Vijayalakshmi
Abstract: Normally the clock distribution network will consume about 70 % of the total power consumed by the IC because this is the only signal which has the highest activity. Basically for a multi clock domain network we develop a multiple PLL to cater the need, but it consumes more power. So, the main aim of this project is developing a low power single clock multiband network which will supply for the multi clock domain network. It is highly useful and recommended for communication applications like Bluetooth, Zigbee, and WLAN. It is modeled using Verilog simulated using Modelsim and implemented in Xilinx.
Keywords: Prescaler, PLL, Programmable Counter, Swallow Counter, MOD, sel, clk, MC
Edition: Volume 4 Issue 9, September 2015
Pages: 1799 - 1802
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 43 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 1, January 2022
Pages: 51 - 62An Automated Detection and Segmentation of Tumor in Brain MRI using Machine Learning Technique
Priyanka Bharti
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 152 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020
Pages: 750 - 753A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning
Surya S Kumar, Dhanesh M S
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 152
Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019
Pages: 1419 - 1427Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites
Raphael Nlend, Emmanuel Tonye