Downloads: 113 | Views: 287
Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Popularity: 6.2 / 10
Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Abstract: Due to Moore-s law more and more amount of logic is being placed onto a single silicon die and it is driving the development of highly integrated SoC designs. So this high computational power must be matched with interconnect fabric which can handle it. There are many interconnect buses that are widely used in the industry like AMBA, Wishbone, Core Connect, Avalon etc. AMBA is most proffered among all of them because it has a hierarchy of buses with AHB (Advance high performance bus) can be connected to high performance peripherals and APB (Advance Peripheral Bus) that can be connected to low performance peripherals. Nowadays in industry development of Silicon on Chip (SOC) devices with reusable IP cores are given higher priority, the major challenge faced here is to ensure proper lossless communication between these IP cores in SOC device, this can be ensured with the help of standard communication protocols such as AMBA from ARM Ltd. In this paper we design and synthesize efficient Finite State Machine (FSM) for master and arbiter interface in AMBA AHB.
Keywords: FSM, AHB, Master And Arbiter, hmaster
Edition: Volume 4 Issue 6, June 2015
Pages: 866 - 868
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 111
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1297 - 1302Design and Implementation of Efficient FSM for AHB Master and Arbiter
Muzammel Hoque, Owais Shah
Downloads: 120
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013
Pages: 57 - 60Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol
P. Akhila, K. Ch. Prathap Kumar M
Downloads: 120
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014
Pages: 352 - 355Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL
Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha
Downloads: 122 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1572 - 1574FPGA Implementation of AHB to APB Protocol
Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.
Downloads: 129
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 2125 - 2128ARM Advanced High-Performance Bus Complaint Inter Integrated Circuit
Prabhakar. K, Gowda. R. M. C.