International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 124 | Views: 275

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 9, September 2016 | Popularity: 6.4 / 10


     

Direct Digital Synthesizer using Numerically Controlled Oscillator for Signal Generation

Arti Dattatray Gaikwad, Shekhar H. Bodake


Abstract: The Direct Digital Synthesizer is implemented with the numerically Controlled Oscillator. The Direct Digital Synthesis is an advanced method of producing analogue waveforms where the generation is done completely in the digital sphere. This paper presents a design for a Direct Digital Synthesizer (DDS) which generates multiple waveforms. The proposed NCO is based on a 32 bit phase accumulator and a 12 bit addressed look-up table (LUT) as phase to amplitude converter. This design will be simulated in Xilinx12.3. This DDS will offer qualities like fast switching, good frequency resolution and good stability. This DDS can become highly convenient if it is designed on a Field Programmable Gate Array (FPGA). A FPGA-based system requires less development cycle and reduced space for design also increase the performance.


Keywords: NCO, DDS, LUT, Xilinx, Phase accumulator


Edition: Volume 5 Issue 9, September 2016


Pages: 687 - 690



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Arti Dattatray Gaikwad, Shekhar H. Bodake, "Direct Digital Synthesizer using Numerically Controlled Oscillator for Signal Generation", International Journal of Science and Research (IJSR), Volume 5 Issue 9, September 2016, pp. 687-690, https://www.ijsr.net/getabstract.php?paperid=ART20161637, DOI: https://www.doi.org/10.21275/ART20161637



Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 2, February 2023

Pages: 647 - 651

Pre-Processing Techniques for Digital Mammograms

Dr. P. Indra, R. Yoganapriya

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu, Nirmala Teegala

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article
Top