Downloads: 126 | Views: 315 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 7, July 2017 | Popularity: 7.1 / 10
Performance Evaluation of Binary to Gray Code Converters Using Quantum Dot Cellular Automata
Neha Yadav, S.R.P. Sinha
Abstract: Quantum dot-cellular automata (QCA) are potential alternatives to the conventional complementary metal-oxide semiconductor (CMOS) technology. In this technology, structures are formed using quantum cells and their sizes are at nanoregime. In QCA architectures QCA cell is a fundamental building block which is used to build logic devices and basic gates. This paper proposes various layouts of QCA based binary to gray code converter and evaluates the performance of various implementations. To verify the functionality of the proposed device, some physical proofs are provided. The proper functionality of binary to gray code converters is checked and validate by means of computer simulations using QCADesigner tool. We presented the various design methodology for binary to gray code converter. The comparison of various implementation of binary to gray code converter designs is also given.
Keywords: Quantum dot Cellular Automata QCA, Majority Logic, XOR gate, binary to gray code converters
Edition: Volume 6 Issue 7, July 2017
Pages: 2081 - 2087
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 104
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 2240 - 2243Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications
Vijaykumar Jadhav, K. Sujata
Downloads: 107
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1933 - 1936A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes
Vrinda S Anand, Sukanya Sundaresh
Downloads: 107
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 3321 - 3325Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate
Sima Baidya, Arindam Chakraborty
Downloads: 116
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2933 - 2937Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA
Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao
Downloads: 116
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 930 - 934Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha