International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 109 | Views: 222

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 2, February 2017 | Popularity: 6.6 / 10


     

Comparative Analysis of CMOS Comparator for A-D Converter at 1um and 45 nm Technology Nodes

M. Nizamuddin


Abstract: In Analog to digital convertor design converter, high speed comparator influences the overall performance of Analog to Digital Converter (ADC) directly. This paper presents the CMOS comparator for effective ADC at low power dissipation. A schematic design of this comparator is given with 1m Technology and simulated in HSPICE. Simulation results are presented and the design has DC Gain of 68dB, power dissipation of 1.25 mW at 5 V for 1um and the design has DC Gain of 18dB, power dissipation of 325 mW at 1.2V for 45 nm using HSPICE software.


Keywords: Comparator, ADC, Low Power, CMOS, Simulation, Design


Edition: Volume 6 Issue 2, February 2017


Pages: 1658 - 1662



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
M. Nizamuddin, "Comparative Analysis of CMOS Comparator for A-D Converter at 1um and 45 nm Technology Nodes", International Journal of Science and Research (IJSR), Volume 6 Issue 2, February 2017, pp. 1658-1662, https://www.ijsr.net/getabstract.php?paperid=ART2017919, DOI: https://www.doi.org/10.21275/ART2017919



Similar Articles

Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 140 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 1253 - 1258

NFDM - Analysis through Simulation

Maheshwari, S Akhila

Share this Article



Top