Downloads: 133 | Views: 276
Research Paper | Electronics & Communication Engineering | India | Volume 7 Issue 5, May 2018 | Popularity: 6.2 / 10
FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing using HEVC Fractional Pixel
Suma Gurulingaiah Charantimath, Ravi S M
Abstract: Applicable in different fields and markets, low energy high efficiency video coding (HEVC) codecs and their constituting elements have been heavily studied. Fractional pixel interpolation is one of its most costly blocks. In this work, a field programmable gate array implementation of HEVC fractional pixel interpolation, outperforming literature solutions, is proposed. Approximate computing, in conjunction with hardware reconfiguration, guarantees a tunable interpolation system offering energy versus quality tradeoff to further reduce energy.
Keywords: Embedded applications, field programmable gate array FPGA, FIR filters, low power architectures, low power design, reconfigurable computing, runtime reconfiguration, signal processing
Edition: Volume 7 Issue 5, May 2018
Pages: 405 - 408
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 103
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 878 - 884ASIC Architectures for Implementing ECC Arithmetic over Finite Fields
Hemanth Ravindra, Jalaja S
Downloads: 105 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Downloads: 113
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2218 - 2222A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R, Rajkumar.P
Downloads: 114
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1779 - 1783Low Power Variable Latency Multiplier With AH Logic
Roobitha Nujum, Jini Cheriyan
Downloads: 118
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 222 - 226Area-Delay-Power Efficient Carry-Select Adder
Shruthi Nataraj, Karthik.L