Downloads: 160 | Views: 291

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 7 Issue 12, December 2018 | Popularity: 6.1 / 10

Rate This Article!      

Analytical Analysis of Current Comparator Circuit Based on CMOS with 0.5µm & 0.35µm Technology

Sweta Kumari Barnwal

Abstract: This paper presents current comparator designed by using CMOS having less power dissipation & less propagation delay. Power consumption and delay in propagation is a big problem can be reduced by the proper architecture. All designs have been implemented using two different technologies that is 0.35 & #181;m technologies with 3V supply voltage. There are many versions of comparator has come to improve the outcome. There is a comparison have been made with three earlier circuit comparing power dissipation and propagation delay and it has been found that the overall performance is better than the existing circuits. The proposed design of current comparator by using CMOS technology is having more speed with less power consumption.

Keywords: Current Comparator, CMOS, Propagation, Delay, low power consumption, slew rate

Edition: Volume 7 Issue 12, December 2018

Pages: 427 - 430

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles