International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 128 | Views: 350 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013 | Popularity: 6.4 / 10


     

Implementation of Space Time Block Codes for Wimax Applications

M Ravi, A Madhusudhan


Abstract: This paper describes the concept, architecture, development and demonstration of a real time, maximum likelihood Alamouti decoder for a wireless 4-transmit 4-receiver multiple input and multiple output (MIMO) Smart Antenna Software Radio Test System (SASRATS) platform. It is implemented on a Xilinx Vertex 2 Pro Field Programmable Gate Array (FPGA). Hardware, firmware, use of the Xilinx Core Generator Intellectual Property modules and experimental verification of the decoder are discussed.


Keywords: real-time implementation, Alamouti, FPGA, maximum likelihood decoder, MIMO


Edition: Volume 2 Issue 3, March 2013


Pages: 52 - 56



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
M Ravi, A Madhusudhan, "Implementation of Space Time Block Codes for Wimax Applications", International Journal of Science and Research (IJSR), Volume 2 Issue 3, March 2013, pp. 52-56, https://www.ijsr.net/getabstract.php?paperid=IJSROFF2013077, DOI: https://www.doi.org/10.21275/IJSROFF2013077



Similar Articles

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu, Nirmala Teegala

Share this Article
Top