Implementation of Space Time Block Codes for Wimax Applications
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 128 | Views: 466 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013 | Popularity: 6.4 / 10


     

Implementation of Space Time Block Codes for Wimax Applications

M Ravi, A Madhusudhan


Abstract: This paper describes the concept, architecture, development and demonstration of a real time, maximum likelihood Alamouti decoder for a wireless 4-transmit 4-receiver multiple input and multiple output (MIMO) Smart Antenna Software Radio Test System (SASRATS) platform. It is implemented on a Xilinx Vertex 2 Pro Field Programmable Gate Array (FPGA). Hardware, firmware, use of the Xilinx Core Generator Intellectual Property modules and experimental verification of the decoder are discussed.


Keywords: real-time implementation, Alamouti, FPGA, maximum likelihood decoder, MIMO


Edition: Volume 2 Issue 3, March 2013


Pages: 52 - 56



Please Disable the Pop-Up Blocker of Web Browser

Verification Code will appear in 2 Seconds ... Wait



Text copied to Clipboard!
M Ravi, A Madhusudhan, "Implementation of Space Time Block Codes for Wimax Applications", International Journal of Science and Research (IJSR), Volume 2 Issue 3, March 2013, pp. 52-56, https://www.ijsr.net/getabstract.php?paperid=IJSROFF2013077, DOI: https://www.doi.org/10.21275/IJSROFF2013077

Top