Downloads: 134 | Views: 430 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013 | Popularity: 6.4 / 10
Implementation of Adaptive Viterbi Decoder for Wireless Communication
Rupali Dhobale, Kalyani Ghate, Nikhil Pimpalgaonkar, R. B. Khule
Abstract: Viterbi algorithm is employed in wireless communication to decode the Convolution codes; those codes are used in every robust digital communication systems. Such decoders are complex & dissipate large amount of power. Thus the paper presents the design of an Adaptive Viterbi Decoder (AVD) that uses survivor path with parameters for wireless communication in an attempt to reduce the power and cost and at the same time increase in speed. Most of the researches work to reduce power consumption, or work with high frequency for using the decoder in the modern applications such as 3 GPP, DVB, and wireless communications. Field Programmable Gate Array technology (FPGA) is considered a highly configurable option for implementing many sophisticated signal processing tasks. The proposed decoder design is simulated on ModelsimSE6.3f and implemented using VHDL code.
Keywords: Viterbi Algorithm, Adaptive Viterbi Decoder, Field Programmable Gate Array, VHDL, ASIC
Edition: Volume 2 Issue 3, March 2013
Pages: 24 - 28
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 136
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.
Downloads: 103
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3221 - 3230Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics
Shahina M. Salim, Sonal A. Lakhotiya
Downloads: 103
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune, Vijay Bagdi