International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 116 | Views: 251

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 11, November 2015 | Popularity: 6.7 / 10


     

8 Bit Instructional Processor using FPGA

Nikita V. Nandanwar, P. R. Thorat


Abstract: Processor is the logic circuitry that responds to and processes instructions, whereas FPGA contains an array of programmable logic blocks which can be configured to perform various functions. The main purpose of this paper is to realize functions of 8 bit processor using Spartan 6 and Opcodes are optimized in such a manner to reduce its complexity and later on can be used to reduce power consumption. Functions of processor in different modules are programmed using VHDL programming. Xilinx ISE 12.4 is used and results are verified using Isim simulator. Regarding hardware results are verified using Spartan-6 XC6LX16-CS324 board along with additional inputs and outputs by interfacing it with laptop.8085 processor was taken as reference. Instructions from Arithmetic, logical, data transfer, machine control and branching group were tested.


Keywords: FPGA, Instructions, Opcodes, Processor, Spartan 6


Edition: Volume 4 Issue 11, November 2015


Pages: 1002 - 1005



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Nikita V. Nandanwar, P. R. Thorat, "8 Bit Instructional Processor using FPGA", International Journal of Science and Research (IJSR), Volume 4 Issue 11, November 2015, pp. 1002-1005, https://www.ijsr.net/getabstract.php?paperid=NOV151267, DOI: https://www.doi.org/10.21275/NOV151267



Similar Articles

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu, Nirmala Teegala

Share this Article



Top