Downloads: 105 | Views: 294
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 12, December 2015 | Popularity: 6.7 / 10
Hardware Implementation of Min-Sum Decoder for Low Density Parity Check Codes
Mamta Prakash, Girraj Prasad Rathore
Abstract: Low Density Parity Check (LDPC) technique is highly used in the communication protocol to effectively transfer data from transceiver end to receiver end. In this paper a highly efficient decoding technique viz. min-sum has used to transfer data. The data from the communication channel is used for the decoding process. Min-Sum algorithm decoder is implemented and simulation is done using Model sim. The hardware synthesis results are shown using Xilinx ISE 14.1 and Spartan 6 FPGA board.
Keywords: LDPC, Decoder, Min-sum Algorithm, FPGA
Edition: Volume 4 Issue 12, December 2015
Pages: 1451 - 1453
DOI: https://www.doi.org/10.21275/NOV152281
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 136
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022
Pages: 313 - 315Fast Speed Base of Two Multiplication
Rohit Kumar
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Case Studies, Electronics & Communication Engineering, United States of India, Volume 13 Issue 10, October 2024
Pages: 1755 - 1757Robust Decoder Hardware System Improvements for Tuned Predictions
Apoorva Reddy Proddutoori