Downloads: 137 | Views: 348
Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 4, April 2016 | Popularity: 6.1 / 10
Analysis of Different Power Efficient Flip-Flops
Savita Pandey, Padmini Sahu
Abstract: A power efficient flip flop dissipates very less power as compared to normal flip flops. In this paper different power efficient flip-flop switch different specific features are compared. A specified category of power efficient flip-flops known as the Dual Edge Triggered flip-flops are also considered in this comparison. The Dual Edge Triggered flip-flops responses to both positive and negative edge of clock. Hence this flip-flop can significantly reduce the clock related power. In this article, we compare several published implementations of power efficient flip-flops for performance & power consumption.
Keywords: Dual Edge Triggering, Conditional Capture Technique, Conditional Precharge, Power Delay Product, Clock Distribution Network
Edition: Volume 5 Issue 4, April 2016
Pages: 91 - 94
DOI: https://www.doi.org/10.21275/NOV162260
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 107
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1386 - 1390Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies
Deepak P. Jose, C. P Sureshkumar
Downloads: 113
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1799 - 1802Single Phase Clock Distribution using Low Power VLSI Technology
Krishna Naik Dungavath, Dr V. Vijayalakshmi
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 9, September 2013
Pages: 80 - 83Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops
K. Lovaraju, K. Rajendra Prasad