Downloads: 115 | Views: 247
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014 | Popularity: 6.1 / 10
High Speed Vedic Multiplier for 16 Bits Numbers
M. Narasimharao, R. V. Shashanka
Abstract: - Speed and occupational area are key in RISCs (Reduced Instruction Set Computers), DSPs (Digital Signal Processors). Knowing that most of the operations involved in processing signal are multiplications since fundamental process in communication modula
Keywords: Compressor, array, Booths multiplier, Urdhwa Tiryakbhyam Sutra, Vedic Mathematics
Edition: Volume 3 Issue 11, November 2014
Pages: 1672 - 1676
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 10, October 2021
Pages: 762 - 764Smart Antennas: Technological Advancement for Wireless Communication Networks
Jyoti Jha
Downloads: 97
Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 267 - 270Self Powered Nanopiezoelectric Device Based on ZnO Nanorod Array on Flexible Conjugated Copolymer Hybrid
Elsa Sneha Thomas
Downloads: 100
Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 7, July 2014
Pages: 1756 - 1759Verification of a Readout Design for Multiple Energy Discrimination working in Single Photon Processing Pixel Array
Suliman Abdalla, Bengt Oelmman, Amin Babiker
Downloads: 101
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 910 - 914Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache
Shaima Ibrahim, Sumi Babu