Downloads: 103 | Views: 307
Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014 | Popularity: 6.2 / 10
A Review on Reversible Logic Gate Multipliers
Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna
Abstract: The efficient low power and small area multipliers in the digital circuits for the emerging technology are of more interest these days. Hence designing of the multipliers with the factors of low power, area and delay is dominant. For this purpose the reversible logic multipliers are designed in advantage over that of conventional multipliers. This paper describes the comparative analysis of different reversible logic gate multipliers in terms of number gates, number of garbage inputs, garbage outputs and quantum cost. Each of the multipliers operation can be generalized for NxN bit multiplication of their advantages.
Keywords: multipliers, reversible logic, garbage output, garbage input, quantum cost
Edition: Volume 3 Issue 10, October 2014
Pages: 2286 - 2288
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 105
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Downloads: 106
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 1100 - 1102Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications
G. Sivakrishna, K. Amarnath, S. Madhava Rao
Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 901 - 904Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Vijay G. Roy, P. R. Indurkar, D. M. Khatri
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika, R. Ramadoss
Downloads: 113
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2218 - 2222A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R, Rajkumar.P