Downloads: 0 | Views: 207
Research Paper | Electronics & Communication Engineering | India | Volume 11 Issue 11, November 2022 | Popularity: 4.4 / 10
Improved FIR Filter using Schonhage-Strassen Algorithm based Multipliers
S. Gayathri
Abstract: When it comes to very large integers; the traditional naive algorithm for multiplication does not work well. This leads to very bad performance of the circuit in which the multiplier is implemented. FIR filter is a basic digital filter that mostly consists of multiplication and addition blocks. Multipliers also mark their significance in many DSP based processors. FIR is one of the most basic fundamental blocks of the DSP processors.SSA is an practical and much understandable algorithm for this purpose. This algorithm increases the speed of the filter without affecting any other major constraints.
Keywords: Schonhage strassen algorithm, FIR filter, NTT
Edition: Volume 11 Issue 11, November 2022
Pages: 1103 - 1106
DOI: https://www.doi.org/10.21275/SR221120132156
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 7 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Study Papers, Electronics & Communication Engineering, India, Volume 11 Issue 6, June 2022
Pages: 739 - 742Air Charging
Bhavana S., M. K. Anirudh
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Downloads: 103
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2468 - 2472VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture
Ghanshyam A. Chune, Vijay Bagdi
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 580 - 587Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Downloads: 109
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1391 - 1397A 3-Stage Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform
Harshitha S, Gopalakrishna K