International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 3 | Views: 216 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Telecommunication Engineering | India | Volume 12 Issue 11, November 2023 | Popularity: 4.5 / 10


     

Design of an Advanced Intelligent Automatic Railway Gate Controller System for Avoiding Accidents at Crossing Points Using Verilog HDL

Dr. Santhi Chebiyyam


Abstract: Railways being the cheapest mode of transportation are preferred over all the other means. In this paper a solution is proposed for the problem of accidents at railway crossings using VERILOG HDL. When train arrives at the sensing point, alarm is triggered at the railway crossing point so that the people get intimation that gate is going to be closed. This design utilizes two alarms on both sides of the tracks. One is fixed at upside (from where the train comes) at a level higher than a human being in exact alignment and similarly the other is fixed at down side of the train direction. Alarm activation time is so adjusted by calculating the time taken at a certain speed to cross at least one compartment of standard minimum size of the Indian railway.


Keywords: Railway crossings, Automatic control, alarm, VERILOG HDL


Edition: Volume 12 Issue 11, November 2023


Pages: 333 - 336


DOI: https://www.doi.org/10.21275/SR231104184152



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Dr. Santhi Chebiyyam, "Design of an Advanced Intelligent Automatic Railway Gate Controller System for Avoiding Accidents at Crossing Points Using Verilog HDL", International Journal of Science and Research (IJSR), Volume 12 Issue 11, November 2023, pp. 333-336, https://www.ijsr.net/getabstract.php?paperid=SR231104184152, DOI: https://www.doi.org/10.21275/SR231104184152



Similar Articles

Downloads: 125 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Telecommunication Engineering, India, Volume 9 Issue 3, March 2020

Pages: 1547 - 1549

Speed, Flow & Cooling Proportional Control Using Temperature

Prabhakar Mhadse, Charulata Borole, Vivekanand Ghube, Varsha Igave, Ajay Harad

Share this Article

Downloads: 134

Research Paper, Electronics & Telecommunication Engineering, India, Volume 2 Issue 1, January 2013

Pages: 320 - 324

Design and Implementation of DDR SDRAM Controller using Verilog

Priyanka Bibay, Anil Kumar Sahu, Vivek Kumar Chandra

Share this Article



Top