Downloads: 3 | Views: 434 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 12 Issue 3, March 2023 | Popularity: 4.6 / 10
Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi
Abstract: High power consumption has become key role in VLSI design circuits, when it comes in battery - operated applications such that to save the battery life. Short - circuit power and switching power play key role in power dissipations, there are so many techniques to reduce power. By stacking arrangement, we can reduce power and we can utilize technique for various circuits. In this paper NAND and NOR gates realized, stacking technique consumes low power than standard reduction techniques. These circuits are simulated in Tanner EDA Tool with Generic 250 nm transistors.
Keywords: NAND gate, NOR gate, Leakage Power, STACK, CMOS Transistor
Edition: Volume 12 Issue 3, March 2023
Pages: 79 - 81
DOI: https://www.doi.org/10.21275/SR23301224601
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024
Pages: 1821 - 1823Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja
Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 470 - 472Reduction of Leakage Power for VLSI Design Logic Gate Circuits
Kiran Renukuntla
Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 721 - 723Leakage Power Reduction Techniques for Low Process Technology VLSI Design Circuits
Kishor Kanaparthi
Downloads: 101
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Downloads: 104
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 2221 - 2224Implementation of Low Power Ternary Logic Gates using CMOS Technology
V. T. Gaikwad, Dr. P. R. Deshmukh