Downloads: 132 | Views: 265
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 12, December 2014 | Popularity: 6.4 / 10
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Juliet Abraham, Dr. B. Paulchamy
Abstract: CMOS is used to construct the integrated circuits with low level of static leakage. With this low level leakage we are designing all the transistor circuits in CMOS logic. To control this static leakage in the circuits the supply voltage is a major concern. Here the step-up converters with charge pump and the level for maintaining its threshold voltage (VT) is to be analyzed and proposed. Here we are going to propose the novel approach as body bias effect and sub-threshold logic. This will be applied for the step-up converters for energy harvesting applications. The backward control is to be processed for control the internal voltage when the charge transfer switch could be in activation. When the supply voltage is to be raise from the fixed voltage level it will be turn OFF the transistor. The maximum level of the converters circuits contain the branch A and branch B which could be contains all p-MOS and n-MOS combinations. The oscillator circuit also to e designed and applied to the proposed six stage charge pump circuit to reduce the power consumption. To reduce the standby mode leakage we are designing the circuit by using power gating logic. These circuits are to be designed and verified by using the TANNER T-SPICE TOOLS.
Keywords: Low power, Charge pump, Body bias, CMOS logic
Edition: Volume 3 Issue 12, December 2014
Pages: 411 - 415
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022
Pages: 516 - 519Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool, Dr. Girish D. Korde, Prof. Anant W. Hinganikar
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi