International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 117 | Views: 241

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015 | Popularity: 6.2 / 10


     

Power Reduction in Sub-Threshold Dual Mode Logic Circuits

Celine Elsa Jose, B Kousalya


Abstract: Power dissipation has always been a major concern in integrated circuit design. Even during static state, there is a small amount of leakage power. In this project we have implemented the Sub threshold Dual mode logic in CMOS basic gates and 2- bit Full Adder. This logic can bring down the total power. Hence a comparative analysis of power consumption is performed between conventional and Sub threshold dual modes. The logic has two modes of operation namely Static and Dynamic. In Static mode, there is a considerable decrease in the power consumed along with a moderate performance. Dynamic mode renders high performance compromising on an increase in power consumption. The power is evaluated using Tanner Simulation tool under 180nm technology.


Keywords: Complementary MOS, Dual Mode Logic DML, static power, dynamic power


Edition: Volume 4 Issue 3, March 2015


Pages: 572 - 575



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Celine Elsa Jose, B Kousalya, "Power Reduction in Sub-Threshold Dual Mode Logic Circuits", International Journal of Science and Research (IJSR), Volume 4 Issue 3, March 2015, pp. 572-575, https://www.ijsr.net/getabstract.php?paperid=SUB14964, DOI: https://www.doi.org/10.21275/SUB14964



Similar Articles

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this Article

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1100 - 1104

Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor

Narendra Yadav, Vipin Kumar Gupta

Share this Article

Downloads: 112

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1627 - 1631

Reduction of Static Power Dissipation in CMOS Inverter using Extra Nodes and Substrate Current

Harigovind, Sarath Mohan KP, Mariya Stephen

Share this Article

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 842 - 844

A Review and Comparative Study of Different Low Power Consumption Techniques

Amit Saraswat, Ekta Jolly

Share this Article
Top