Downloads: 119 | Views: 335
Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015 | Popularity: 6.9 / 10
Distributive Arithmetic Formulation For An Optimized Adaptive Filter Design
Ashly Babu, Ajeesh A.V.
Abstract: Distributed arithmetic (DA) is commonly used for signal processing algorithms where calculating the inner product of two vectors comprises most of the computational workload. An important signal processing area is adaptive filtering. Adaptive filtering is extensively used in several signal processing applications including signal de-noising, and channel equalization for communication and networking systems. But, DA has its issues also. The main problem here is the updating of the memory table. Several methods have been adopted to accelerate memory updating, but it had led to additional memory usage and convergence speed. Hence it is necessary to develop structures for an adaptive DA filter with the maximum reduction of these disadvantages. Various methods can be adopted to achieve this result. One among them is parallel lookup table (LUT) update and concurrent implementation of filtering and weight-update operations. The DA-based inner-product computation can be done by conditional signed carry-save accumulation instead of conventional adder-based shift accumulation and a fast bit clock for carry-save accumulation but a much slower clock for all other operations can also be adopted. The coding of each module is simulated and synthesized using the Xilinx ISE Design Suite 12.1 and ISim Simulator.
Keywords: Adaptive filter, distributed arithmetic DA, least mean square LMS algorithm, Finite Impulse Response FIR, Field Programmable Gate Array FPGA
Edition: Volume 4 Issue 2, February 2015
Pages: 1397 - 1401
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 105 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Downloads: 118
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2195 - 2198FFT with Minimum Hardware Utilization and Latency Using NEDA
Deepaa S S, Sheela Devi Aswathy Chandran
Downloads: 119
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017
Pages: 2187 - 2189NoC Router Architecture and its FPGA Implementation
Arshi Nazish, Waseem Khanooni
Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 312 - 318Fault Detection and Classification in Transmission Line Using FPGA
Sumit S. Chincholkar, Dr. S. A. Naveed
Downloads: 127 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 388 - 391Digital P-I-D Controller Implementation for Speed Control Applications Using FPGA
C. Pratibha Rohini, A. M. Prasad