Downloads: 114 | Views: 277
Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015 | Popularity: 6.7 / 10
Reed Solomon Decoder with Parallel Syndrome Computation on FPGA: A Review
Saroj Bakale, Dhananjay Dabhade
Abstract: -In wireless, satellite, and space communication systems, reducing error rate is critical. High bit error rates of the wireless communication system require employing various coding methods on the data transferred. Channel coding for error detection and correction helps the communication system designers to reduce the effects of a noisy transmission channel. The purpose of this paper is to study and investigate the performance of Reed-Solomon decoder that is used to decode the data stream in digital communication. In this paper, the proposed work is to implement the decoder of Reed-Solomon (RS) coding scheme on the platform of VHDL using algorithm. Implementation will be done on VLSI Hardware Description Language (VHDL) and results can be seen on Field Programmable Gate Array (FPGA). This paper reviews the Reed Solomon decoder performance over Xilinx package.
Keywords: Reed Solomon RS, Galois Field, Generator polynomial, Syndrome calculator, Berlekamp-Massey, Chain search, VHDL, FPGA
Edition: Volume 4 Issue 3, March 2015
Pages: 1131 - 1134
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 136
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Downloads: 0
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022
Pages: 313 - 315Fast Speed Base of Two Multiplication
Rohit Kumar
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.
Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022
Pages: 1295 - 1299Implementation of Elliptic Curve Cryptography Processor for FPGA Applications
Ch. Venkateswarlu, Nirmala Teegala