International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 112 | Views: 265

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015 | Popularity: 6.6 / 10


     

Comparative Analysis of Adders

Sakshi Gaur


Abstract: In digital circuits, an adder is the most common block used to perform addition of numbers or bits. Adder can be implemented as half adder or full adder, depending on the requirement. In this paper, one bit static full adder schematic is generated (along with its layout using tool Mentor Graphics Hep 1) and is simulated for transient analysis and then this as component is used to implement different types of four bit adders like Ripple carry adder, Carry select adder, By pass adder and Carry look ahead adder. Transient analysis for the same is done along with comparison of these adders based on parameters like power dissipation, delay, no. of gates and average no. of logic transitions and finally the conclusion is drawn.


Keywords: Ripple carry adder, Carry select adder, By pass adder, Carry look ahead adder, Power dissipation, Delay, No of gates


Edition: Volume 4 Issue 3, March 2015


Pages: 2204 - 2209



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Sakshi Gaur, "Comparative Analysis of Adders", International Journal of Science and Research (IJSR), Volume 4 Issue 3, March 2015, pp. 2204-2209, https://www.ijsr.net/getabstract.php?paperid=SUB152696



Similar Articles

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this Article

Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1079 - 1086

A Comparison of Different Fixed Width Multipliers Based On MLCP

Rima N, Nisha R

Share this Article

Downloads: 108 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this Article



Top