Downloads: 112 | Views: 301
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015 | Popularity: 6.6 / 10
Comparative Analysis of Adders
Sakshi Gaur
Abstract: In digital circuits, an adder is the most common block used to perform addition of numbers or bits. Adder can be implemented as half adder or full adder, depending on the requirement. In this paper, one bit static full adder schematic is generated (along with its layout using tool Mentor Graphics Hep 1) and is simulated for transient analysis and then this as component is used to implement different types of four bit adders like Ripple carry adder, Carry select adder, By pass adder and Carry look ahead adder. Transient analysis for the same is done along with comparison of these adders based on parameters like power dissipation, delay, no. of gates and average no. of logic transitions and finally the conclusion is drawn.
Keywords: Ripple carry adder, Carry select adder, By pass adder, Carry look ahead adder, Power dissipation, Delay, No of gates
Edition: Volume 4 Issue 3, March 2015
Pages: 2204 - 2209
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024
Pages: 1821 - 1823Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi
Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 470 - 472Reduction of Leakage Power for VLSI Design Logic Gate Circuits
Kiran Renukuntla
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 721 - 723Leakage Power Reduction Techniques for Low Process Technology VLSI Design Circuits
Kishor Kanaparthi