International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 123 | Views: 268

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Popularity: 6.5 / 10


     

High Speed Vedic Multiplier Design Based On CSLA

Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari


Abstract: This work proposes an high speed Vedic Multiplier based on area, delay and power efficient Carry Select Adder. In this paper a fast method of multiplication based on ancient Indian Vedic mathematics is proposed. The whole of Vedic mathematics is based on 16 sutras and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in detail. All the redundant logic operations present in the conventional CSLA are eliminated and proposed a new logic formulation for CSLA. The proposed CSLA design involves significantly less area and delay than the recently proposed BEC-based CSLA. The multiplier discussed here is compared with other multiplier to highlight the speed and power superiority of the vedic multiplier.


Keywords: Carry Select Adder, Urdhava Tiryakbhyam Sutra, Multiplier, Vedic Mathematics, Low power design


Edition: Volume 4 Issue 6, June 2015


Pages: 1068 - 1072



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari, "High Speed Vedic Multiplier Design Based On CSLA", International Journal of Science and Research (IJSR), Volume 4 Issue 6, June 2015, pp. 1068-1072, https://www.ijsr.net/getabstract.php?paperid=SUB155431



Similar Articles

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 1103 - 1106

Improved FIR Filter using Schonhage-Strassen Algorithm based Multipliers

S. Gayathri

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu, Nirmala Teegala

Share this Article



Top