International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 154 | Views: 449

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015 | Popularity: 6.9 / 10


     

Online Case Study On Phase Frequency Detector

Ashwini Rajole


Abstract: In this paper, we analyze existing phase frequency detectors from aspects of theoretical analysis and circuit operation. Based on the circuit architecture, both classifications and comparisons are made. Then we propose a phase frequency detector for PLL design. The proposed phase frequency detector is simple in its structure and has no glitch output as well as better phase characteristics. Furthermore, some simulations results by HSPICE are performed based on 0.35 mum process parameters. Several prior art phase frequency detectors with the proposed one are compared for phase sensitivity, dead zone characteristics and maximum operation frequency. Based on simulation results, the proposed phase frequency detector shows satisfactory circuit performance with higher operation frequency, lower phase jitter and smaller circuit complexity. The speed of the proposed phase frequency detector is up to 3.5GHz. Moreover, the circuit design of a GHz PLL has been completed including high speed VCO, charge pump and phase frequency detector with an external loop filter.


Keywords: Phase Locked Loop, Analog Phase Detector, Digital Phase Detector, Phase Detector, Voltage Controlled Oscillator, Simulation Results


Edition: Volume 4 Issue 1, January 2015


Pages: 26 - 31



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Ashwini Rajole, "Online Case Study On Phase Frequency Detector", International Journal of Science and Research (IJSR), Volume 4 Issue 1, January 2015, pp. 26-31, https://www.ijsr.net/getabstract.php?paperid=SUB157



Similar Articles

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 760 - 764

Design and Analysis of Effective Coding Technique for Serial Links

M. Chennakesavulu, A. Raghavi

Share this Article

Downloads: 115

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1391 - 1395

A New Methodology for Reducing Switching Activity in Serial Links of SoC

Binny P. Yohannan, Ajeesh A.V.

Share this Article

Downloads: 115

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

Downloads: 122

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 9, September 2013

Pages: 284 - 287

Design of Loop Filter Using CMOS

Sanchita Basu

Share this Article

Downloads: 132

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 7 Issue 5, May 2018

Pages: 727 - 732

Design and Implementation of a PLL using a Single-Event-Transient Hardened-by-Design (SETHBD) Charge Pump

Pallavi. K. R, Dr. K. N. Muralidhara

Share this Article



Top