International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 106 | Views: 370

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 9, September 2015 | Popularity: 6.2 / 10


     

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.


Abstract: The static power dissipation of the peripheral circuits of STT-RAM instruction caches is reduced in this paper. The main goal is to detect the idle time of caches in advance and thereby reduce power consumption. The architecture was further modified to reduce power consumption and to avoid data loss. PEG is introduced along with the architecture. It was applied in ATM and compared with that of conventional RAM. It was implemented and evaluated by XILINX ISE 8.1i and achieved a greater reduction in power.


Keywords: STT-RAM technology, caches, PEG-cache


Edition: Volume 4 Issue 9, September 2015


Pages: 1325 - 1327



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Neethu Anna Sabu, Sreeja K. A., "A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology", International Journal of Science and Research (IJSR), Volume 4 Issue 9, September 2015, pp. 1325-1327, https://www.ijsr.net/getabstract.php?paperid=SUB158308, DOI: https://www.doi.org/10.21275/SUB158308



Similar Articles

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

Downloads: 102

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1760 - 1767

Policy Based an Effective and Efficient Bandwidth Optimisation for Performance Enhancement of an Organisation

Ashok Kumar Tripathi, Ramesh Bharti

Share this Article

Downloads: 102

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

Share this Article

Downloads: 124

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1081 - 1089

Reducing Cache Energy in Embedded Processors Using Early Tag Access and Tag Overflow Buffer

Neethu P Joseph, Anandhi V.

Share this Article
Top