International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 118 | Views: 281

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015 | Popularity: 6.3 / 10


     

A Review on Implementation of Random Number Generation based on FPGA

Vishakha V. Bonde, A. D. Kale


Abstract: Random number generator is required extensively by many applications like cryptography, simulation, numerical analysis, text-to-speech etc. Most C libraries have a pair of library routines for initializing, and then generating random numbers. For parametric speech synthesis application, a random number generator is required to produce noise samples. Therefore, a need has been felt for the design of a dedicated hardware for random number generator that generates one random number per cycle so that text-to speech conversion is done in real time. A random number generator (RNG) is a device designed to generate a sequence of numbers or symbols that dont have any pattern. Hardware-based systems for random number generation are widely used, but often fall short of this goal, albeit may meet some of the statistical tests for randomness for ensuring that do not have any de-codable patterns.


Keywords: Random Number Generator, Cryptography, C, synthesis, text-to-speech, FPGA


Edition: Volume 4 Issue 1, January 2015


Pages: 2749 - 2753



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Vishakha V. Bonde, A. D. Kale, "A Review on Implementation of Random Number Generation based on FPGA", International Journal of Science and Research (IJSR), Volume 4 Issue 1, January 2015, pp. 2749-2753, https://www.ijsr.net/getabstract.php?paperid=SUB15960, DOI: https://www.doi.org/10.21275/SUB15960



Similar Articles

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 1295 - 1299

Implementation of Elliptic Curve Cryptography Processor for FPGA Applications

Ch. Venkateswarlu, Nirmala Teegala

Share this Article
Top