Downloads: 126 | Views: 320

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013 | Popularity: 6.3 / 10

Rate This Article!      

Low Power Area Efficient Parallel Counter Architecture

Lekshmi Aravind

Abstract: Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module. The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266. The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.

Keywords: parallel counter design, high speed, state anticipation module

Edition: Volume 2 Issue 8, August 2013

Pages: 90 - 94

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles