Downloads: 128 | Views: 299
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014 | Popularity: 6.2 / 10
Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm
Md Raju Ali, Jobbin Abraham Ben
Abstract: Based on published Area efficient VLSI implementation for parallel linear phase FIR digital filter of odd length based on fast FIR algorithm, this paper proposes a parallel FIR filter structure with less hardware complexity. In previous paper using carry save adder are replaced by ripple carry adder which can reduce the area.
Keywords: Fast FIR algorithms FFA, ripple carry adder RCA, carry save adder CSA, symmetric convolution
Edition: Volume 3 Issue 3, March 2014
Pages: 455 - 458
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 119
Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1292 - 1295Comparison of Various Adder Designs in terms of Delay and Area
Khushboo Bais, Zoonubiya Ali
Downloads: 135
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 531 - 535A New Parallel VLSI Architecture in Real Time by using Microcontroller
K. V. Vinetha, S. Thirumala Devi