Downloads: 120 | Views: 226
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 4, April 2014 | Popularity: 6.4 / 10
Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL
Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha
Abstract: In this paper, efficient bus architecture to support most advanced bus functionalities defined in OCP, including burst transactions, lock transactions, pipelined transactions, and out-of-order transactions with respect to its suitable application in the real time product. The Open Core Protocol (OCP) was designed and the hardware modeling for that architecture was done using VHDL. This design is Simulated and Synthesized. As more IP cores are integrated into an SOC design, the communication flow between IP cores has increased drastically and the efficiency of the on-chip bus has become a dominant factor for the performance of a system. The on-chip bus design can be divided into two parts, namely the interface and the internal architecture of the bus. In this work the well-defined interface standard Open Core Protocol (OCP) is adopted, and the internal bus architecture is designed. The Open Core Protocol (OCP) is a core centric protocol which defines a high-performance, bus-independent interface between IP cores that reduces design time, design risk, and manufacturing costs for SOC designs. Main property of OCP is that it can be configured with respect to the application required. The OCP is chosen because of its advanced supporting features such as configurable sideband control signaling and test harness signals, when compared to other core protocols. The OCP defines a point-to-point interface between two communicating entities such as IP cores and bus interface modules. One entity acts as the master of the OCP instance, and the other as the slave. Only the master can present commands and is the controlling entity. The slave responds to commands presented to it, either by accepting data from the master, or presenting data to the master. For two entities to communicate there need to be two instances of the OCP connecting them such as one where the first entity is a master and one where the first entity is a slave.
Keywords: OCP, IP, SOC, AXI, AHB
Edition: Volume 3 Issue 4, April 2014
Pages: 352 - 355
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 43 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 1, January 2022
Pages: 51 - 62An Automated Detection and Segmentation of Tumor in Brain MRI using Machine Learning Technique
Priyanka Bharti
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 156 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 130 - 134Segmentation of Touching Characters in Indian Scripts
B. Hari Kumar, N. Sateesh
Downloads: 136
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016
Pages: 422 - 426An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy