Downloads: 121 | Views: 234
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014 | Popularity: 6.6 / 10
Implementation of Area Efficient Multiplexer Based Cordic
M. Madhava Rao, G. Suresh
Abstract: In this paper the efficacy of this approach is studied for the implementation on FPGA. For this study, both non pipelined and 2 level pipelined CORDIC with 8 stages and using two schemes one using adders in all the stages and another using multiplexers in the second and third stages. A 16 bit CORDIC for generating the sine/cosine functions is implemented using all the four schemes on both Xilinx Virtex 6 FPGA (XC6VLX240) and Altera Cyclone II FPGA (EP2C20F484C7). From the implementation results, it is found that the non pipelined and pipelined CORDICs using multiplexer requires 1.6, 1.4 times lower area in Xilinx FPGA and 1.8, 1.6 times lower area in Altera FPGA than that using only adders. This is achieved without reduction in speed. It has also been observed that pipeline CORDIC reduces the number of resources by 7.5 % as compared to original CORDIC. In addition to it power dissipation in pipeline CORDIC has also been reduced by 6.75 % as compared to original CORDIC.
Keywords: CORDIC, rotation mode, multiplexer, pipelining, FPGA
Edition: Volume 3 Issue 7, July 2014
Pages: 1224 - 1228
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021
Pages: 1498 - 1500Design of Efficient Braun Multiplier for Arithmetic Applications
Telagamalla Gopi
Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022
Pages: 59 - 62Implementation of Low Power Multiplier for High Speed Arithmetic Applications
Kishor Kanaparthi
Downloads: 105
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 642 - 645Low Power and Area Optimized VHDL Implementation of AES
Suja Chackochan, K. Mathan
Downloads: 105
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1378 - 1381Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm
Chetan Dudhagave, Hari Krishna Moorthy