Downloads: 136 | Views: 301
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 6 Issue 3, March 2017 | Popularity: 6.8 / 10
Design of Second Order Discrete Time Sigma Delta Modulator for High Resolution Applications
R Anil Kumar, E Srinivas
Abstract: Aim of This work is to Design a second order discrete time sigma delta modulator for low frequency high resolution applications, which can be used in data converters (sigma delta ADC) where high resolution is required for more accuracy in signal processings. A real world is analogue but easier to process digital data ex speech, image processings. Analog signal contains too much unnecessary data ADC samples the data and splits into finite information. Sigma delta ADC is very much suitable for less area low frequency and high resolution data conversions. Now the aim is to design a sigma delta modulator in which these parameters plays major role 1) resolution 2) order 3) OSR 3) power consumption 4) SNR 5) SNDR 6) dynamic Range. This design is carried out with the 180nM CMOS technology at an operating voltage of 700mV, and the results are tested with the help of Cadence Virtuoso Spectre Circuit Simulator.
Keywords: op-amp, 180nM, sigma-delta modulator, SDM
Edition: Volume 6 Issue 3, March 2017
Pages: 326 - 329
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 97
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 1672 - 1675The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter
J. Snehalatha
Downloads: 106
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3160 - 3163Energy Efficient Multiple Access Scheme for Multi-User MIMO-OFDM System with Improved Gain
P. Venkata Sameera, K. Sudha
Downloads: 110
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1772 - 1776Comparative Study of the Sinusoidal Oscillator by using Current Conveyor
Gargi Sharma, Jagandeep Kaur, Neeraj Gupta
Downloads: 114 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1761 - 1766Simulation and Analysis of Current Conveyor using 0.18um CMOS Technology
Gargi Sharma, Jagandeep Kaur, Neeraj Gupta
Downloads: 117
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1897 - 1900Current Conveyor based Siusoidal Oscillator with its Application
Gargi Sharma, Jagandeep Kaur, Neeraj Gupta