Downloads: 136 | Views: 273

Review Papers | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016 | Popularity: 6.4 / 10

Rate This Article!      

A Review: FPGA Implementation of Reconfigurable Digital FIR Filter

Pradnya D. Shahare, Samrat S. Thorat

Abstract: This brief presents, the different methods namely conversion based approaches and memory based methods for implementation of FIR filter. It also presents an efficient implementation of Finite Impulse Response Filter (FIR) using Distributed Arithmetic (DA) architecture. The distributed arithmetic is an area efficient technique of FIR filter implementation. The existing methods have used MAC units, which need more hardware, area and power. The multipliers in FIR filter are replaced with multiplier less DA based technique. The DA based technique consists of Look Up Table (LUT), shift registers and scaling accumulator. Replacing MAC with LUT-Based DA algorithm is having power, efficiency and less area usage. With the reduction of hardware in terms of multipliers, our goal is to reduce the parameters namely, hardware, area and power.

Keywords: RAM based LUT, Distributed Arithmetic, Conversion based approach, Field Programmable Gate Array, FIR Filter

Edition: Volume 5 Issue 3, March 2016

Pages: 539 - 542

DOI: https://www.doi.org/10.21275/NOV161872

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles