International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 130 | Views: 295

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016 | Popularity: 6.3 / 10


     

Design and Analysis of BEC and GDI Technique Using Carry Select Adder

Mohitha.I.K, Priyadharsini.T


Abstract: The overture of the work is focused on Carry Select Adder (CSLA), one of the fastest adders used to perform arithmetic functions. The logic operations involved in conventional carry select adder (CSLA) and Binary to Excess-1 Converter (BEC) -based CSLA are analyzed to review the data dependence and to identify redundant logic operations. All the redundant logic operations found in the conventional CSLA are removed and a new logic formulation for CSLA has been proposed. Because of complex digital signal processing (DSP) system involves several adders, an efficient adder design essentially improves the performance of a complex DSP system and FCSA does this work. Modified GDI logic architecture concentrates on the area level & fast carry selections. The fixed Carry Selections of different stage parallel adder i. e. (Cin=0, 1) is directly based on the GDI technique. This concept provides less area and low delay than previous SQRT-BEC CSLA.


Keywords: DSP, SQRT, BEC, FCSA, CSLA


Edition: Volume 5 Issue 3, March 2016


Pages: 519 - 524


DOI: https://www.doi.org/10.21275/NOV161891



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Mohitha.I.K, Priyadharsini.T, "Design and Analysis of BEC and GDI Technique Using Carry Select Adder", International Journal of Science and Research (IJSR), Volume 5 Issue 3, March 2016, pp. 519-524, https://www.ijsr.net/getabstract.php?paperid=NOV161891, DOI: https://www.doi.org/10.21275/NOV161891



Similar Articles

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 1103 - 1106

Improved FIR Filter using Schonhage-Strassen Algorithm based Multipliers

S. Gayathri

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 59 - 62

Implementation of Low Power Multiplier for High Speed Arithmetic Applications

Kishor Kanaparthi

Share this Article

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article
Top