Downloads: 111 | Views: 259 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016 | Popularity: 6.9 / 10
Design and Control of Defense Robot Based On Virtual Reality
S. Navaneetha Krishna Kumar, R. J. Praveen Kumar, M. Raja Kumaran, G. Valarmathy
Abstract: This paper presents the tools that are essential for controlling a defense robot in a teleoperation system via internet using the virtual reality concept. In the process of controlling a defense robot based on remote access the most important criteria affecting the performance of robot is the delay time. This paper allows us to overcome the catastrophe of error that occurs during the operation of defense robot via internet. By utilizing the virtual reality concept the delay time across the defense robot can be minimized in an efficient way so that the defense robot performance can be improved to a certain extent. We implemented our work by conducting teleoperation experiments in different environment. The experimental result does go hand in hand with the above architecture.
Keywords: Defense robot, Delay time, Teleoperation, Virtual reality, Image Processing
Edition: Volume 5 Issue 3, March 2016
Pages: 1249 - 1254
DOI: https://www.doi.org/10.21275/NOV162092
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 111
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2383 - 2388Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay
Dr. S.R.P. Sinha, Namita Tiwari
Downloads: 112 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 1025 - 1029Design and Analysis of Dynamic Comparator with Reduced Power and Delay
Shashank Shekhar, Dr. S. R. P. Sinha
Downloads: 118
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1475 - 1478New Design for Obtain Fault Tolerant Logic Gate Using Quantum-Dot Cellular Automata
Punam Prabhakar Bhalerao, Sameena Zafar
Downloads: 132
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 296 - 300Reduction of Static Power Dissipation in CMOS Inverter using Extra Nodes and Substrate Current
Harigovind, Sarath Mohan KP, Mariya Stephen