Downloads: 111 | Views: 349
Survey Paper | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016 | Popularity: 6.1 / 10
Survey on Implementation and Analysis of Power-Constrained Contrast Enhancement Algorithm Using a Sub-band Decomposed MSR for OLED Display
Pallavi Ghormade, S. K. Bhatia
Abstract: Among all the displays available, organic light emitting diode (OLED) are the most promising displays. They do not require backlight as required to LCDs. For any picture to be human observable, the contrast should be well adjusted. Also, for any display it is more sufficient to use if it consumes less power. In this paper, various image enhancement techniques used for images are discussed. The techniques are histogram equalization, histogram modification, power constrained contrast enhancement, lightness and retinex theory, center/surround retinex, multiscale retinex, sub-band decomposed multiscale retinex, contrast enhancement using dynamic stochastic resonance, non-linear multiscale enhancement. Also, the power model for emissive displays is also discussed and the outlook of the power constrained contrast algorithm using sub-band decomposed MSR is discussed.
Keywords: Power consumption, contrast enhancement, OLED, sub-band decomposition, multi-scale retinex
Edition: Volume 5 Issue 3, March 2016
Pages: 1346 - 1349
DOI: https://www.doi.org/10.21275/NOV162159
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 5, May 2023
Pages: 844 - 850Macro Modelling Approach in Power Aware Scheduling
Dr. Dileep P.
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024
Pages: 1821 - 1823Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja
Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022
Pages: 516 - 519Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool, Dr. Girish D. Korde, Prof. Anant W. Hinganikar