International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 108 | Views: 360

Research Paper | Electronics & Communication Engineering | Vietnam | Volume 5 Issue 5, May 2016 | Popularity: 6.2 / 10


     

Hardware ECG QRS Complex Detector in Low Power SoCs

Minh D. Nguyen, Giang V. Nguyen


Abstract: This paper proposes a new hardware architecture implementing a low cost, energy efficient electrocardiograph (ECG) QRS complex detector. The proposed architecture can be used as an accelerator in an ultralow power System on Chip (SoC) which is the most important part of ECG devices. The architecture implements the modified version of MaMeMi filter algorithm [1]. The architecture is validated using the MIT-BIH Arrhythmia databases. More than 98.8 % of all QRS complexes were detected correctly by the architecture. The architecture is synthesized using 45nm CMOS technology and occupies the area of 0.23 mm2 and dissipates the total power of 1.26mW.


Keywords: Hardware, ECG, QRS, SoC, low power


Edition: Volume 5 Issue 5, May 2016


Pages: 960 - 964



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Minh D. Nguyen, Giang V. Nguyen, "Hardware ECG QRS Complex Detector in Low Power SoCs", International Journal of Science and Research (IJSR), Volume 5 Issue 5, May 2016, pp. 960-964, https://www.ijsr.net/getabstract.php?paperid=NOV163564, DOI: https://www.doi.org/10.21275/NOV163564



Similar Articles

Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 966 - 969

High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology

S. Sivashankari

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool, Dr. Girish D. Korde, Prof. Anant W. Hinganikar

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 79 - 81

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi

Share this Article



Top