Downloads: 104 | Views: 299
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014 | Popularity: 7.1 / 10
Implementation of Secured Data Transmission System on Customized Zynq SoC
D. Dhanalaxmi, V. Roopa Reddy
Abstract: Data security and privacy are major concerns for communication in a channel or storing it in storage devices. The need of an information encryption has become increasing today, to prevent it from unauthorized reception or thefts during communication. Modern communication channel address this problem by using cryptographic algorithms, such as DES, 256-bit Advanced Encryption Standard (AES). This Encryption / Decryption system is presently proposed in the Missile Telemetry system for sending telemetry signal to ground system after proper encryption. Instead of sending telemetry frame as it is, it is first encrypted and then sends. Suitable decryption scheme is performed at ground system to recover the original information from encrypted information after the reception. Most important concepts behind security is Encryption. In this system secrecy of the key is most important. The Advanced Encryption Standard (AES) is the main algorithm used to ensure security and privacy in several different applications. The Xilinx Zynq-7000 All Programmable SoC (AP SoC) and Vivado Design Suite together provide hardware/software development platform for implementation of encryption algorithms. This new methodology facilitates hardware/software system function partitioning for advanced performance, and the optimized joint hardware/software design flow provides increased efficiency.
Keywords: ZYNQ 7000 AP SOC, AES, AXI interconnect, Xilinx, Vivado, Key, encryption
Edition: Volume 3 Issue 8, August 2014
Pages: 1980 - 1987
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 0
Student Project, Electronics & Communication Engineering, India, Volume 11 Issue 6, June 2022
Pages: 1881 - 1885A Novel Method for Reversible Data Hiding in Encrypted Images
Amol Baban Chavan, Ashis A. Zanjade
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 1015 - 1019A High Performance Data Encryption and Masking Using AES Algorithm
Poornima TN, Dr. Somashekar K
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022
Pages: 575 - 578An FPGA-Based Implementation of Emotion Recognition Using EEG Signals
Sonia Stanley Louis, Dr. Mahantesh K.
Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022
Pages: 1295 - 1299Implementation of Elliptic Curve Cryptography Processor for FPGA Applications
Ch. Venkateswarlu, Nirmala Teegala