Downloads: 1 | Views: 389 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 11 Issue 5, May 2022 | Popularity: 4.4 / 10

Rate This Article!      

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy

Abstract: Scanning of test vectors during testing causes unnecessary and excessive switching in the combinational circuit compared to that in the normal mode of operation. In proposed system we have created a scan flip-flop based on MTcmos for leakage reduction which eliminates the power consumed due to unnecessary switching in the combinational circuit during scan shift, with a little impact on its performance. Multi-threshold CMOS (MTCMOS) power gating is a design technique in which a power gating transistor is connected between the logic transistors and either power or ground, thus creating a virtual supply rail or virtual ground rail, respectively, the new scan flip-flop by using sleep transistors it will reduce the leakage.

Keywords: Sequential circuit, MTCMOS, ATPG, CUT, Leakage current, scan flop

Edition: Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

DOI: https://www.doi.org/10.21275/SR22512143826

Make Sure to Disable the Pop-Up Blocker of Web Browser

Click to Cite this Article

Similar Articles