International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 111 | Views: 269

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015 | Popularity: 6.7 / 10


     

An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating

Bhima Venkata Sujatha, V. T. Venkateswarlu


Abstract: In this paper, a new method for minimizing power dissipation in 4-bit Johnson up-down counter is proposed. In this design, we have used a dual dynamic pulsed flip-flop (DDFF) [1], which supports embedding a logic module (DDFF-ELM) and a power saving technique, namely, clock gating [2] is used. We have used DDFF because it is power efficient compared to other flip-flops in the literature. We have used digital schematic editor (DSCH) for designing, simulation and layout generation is done using Microwind. From the simulation results, it is observed that power dissipation is reduced by 33.9 %.


Keywords: Johnson counter, DDFF-ELM, DSCH, Microwind, clock gating


Edition: Volume 4 Issue 1, January 2015


Pages: 2723 - 2728



Make Sure to Disable the Pop-Up Blocker of Web Browser




Text copied to Clipboard!
Bhima Venkata Sujatha, V. T. Venkateswarlu, "An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating", International Journal of Science and Research (IJSR), Volume 4 Issue 1, January 2015, pp. 2723-2728, https://www.ijsr.net/getabstract.php?paperid=SUB151000, DOI: https://www.doi.org/10.21275/SUB151000



Similar Articles

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Downloads: 116

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 7, July 2017

Pages: 2073 - 2080

Efficient Design of 1- bit Low Power Full Adder using GDI Technique

Deepika Shukla, S.R.P Sinha

Share this Article

Downloads: 127

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 839 - 841

A Comparative Study and Review of Different Clock Gating Techniques and their Application

Abhishek Sharma, Ekta Jolly

Share this Article

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 9, September 2013

Pages: 80 - 83

Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops

K. Lovaraju, K. Rajendra Prasad

Share this Article
Top